IT1165429B - Processo di fabbricazione di dispositivi mos - Google Patents

Processo di fabbricazione di dispositivi mos

Info

Publication number
IT1165429B
IT1165429B IT28125/79A IT2812579A IT1165429B IT 1165429 B IT1165429 B IT 1165429B IT 28125/79 A IT28125/79 A IT 28125/79A IT 2812579 A IT2812579 A IT 2812579A IT 1165429 B IT1165429 B IT 1165429B
Authority
IT
Italy
Prior art keywords
manufacturing process
device manufacturing
mos device
mos
manufacturing
Prior art date
Application number
IT28125/79A
Other languages
English (en)
Other versions
IT7928125A0 (it
Inventor
James Robert Gardiner
William Aaron Pliskin
Martin Revitz
Joseph Francis Shepard
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IT7928125A0 publication Critical patent/IT7928125A0/it
Application granted granted Critical
Publication of IT1165429B publication Critical patent/IT1165429B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
    • H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/018—Compensation doping
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/02—Contacts, special
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/025—Deposition multi-step
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/122—Polycrystalline

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
IT28125/79A 1978-12-29 1979-12-18 Processo di fabbricazione di dispositivi mos IT1165429B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/974,577 US4249968A (en) 1978-12-29 1978-12-29 Method of manufacturing a metal-insulator-semiconductor utilizing a multiple stage deposition of polycrystalline layers

Publications (2)

Publication Number Publication Date
IT7928125A0 IT7928125A0 (it) 1979-12-18
IT1165429B true IT1165429B (it) 1987-04-22

Family

ID=25522204

Family Applications (1)

Application Number Title Priority Date Filing Date
IT28125/79A IT1165429B (it) 1978-12-29 1979-12-18 Processo di fabbricazione di dispositivi mos

Country Status (6)

Country Link
US (1) US4249968A (it)
EP (1) EP0013317B1 (it)
JP (1) JPS5591176A (it)
CA (1) CA1120605A (it)
DE (1) DE2967090D1 (it)
IT (1) IT1165429B (it)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5662353A (en) * 1979-10-29 1981-05-28 Toshiba Corp Semiconductor device and its manufacturing method
US4317273A (en) * 1979-11-13 1982-03-02 Texas Instruments Incorporated Method of making high coupling ratio DMOS electrically programmable ROM
JPS5688818A (en) * 1979-12-17 1981-07-18 Hitachi Ltd Polycrystalline silicon membrane and its production
US4329186A (en) * 1979-12-20 1982-05-11 Ibm Corporation Simultaneously forming fully implanted DMOS together with enhancement and depletion mode MOSFET devices
US4441246A (en) * 1980-05-07 1984-04-10 Texas Instruments Incorporated Method of making memory cell by selective oxidation of polysilicon
US4380773A (en) * 1980-06-30 1983-04-19 Rca Corporation Self aligned aluminum polycrystalline silicon contact
US4359816A (en) * 1980-07-08 1982-11-23 International Business Machines Corporation Self-aligned metal process for field effect transistor integrated circuits
US4488162A (en) * 1980-07-08 1984-12-11 International Business Machines Corporation Self-aligned metal field effect transistor integrated circuits using polycrystalline silicon gate electrodes
US4358326A (en) * 1980-11-03 1982-11-09 International Business Machines Corporation Epitaxially extended polycrystalline structures utilizing a predeposit of amorphous silicon with subsequent annealing
JPS5799736A (en) * 1980-12-12 1982-06-21 Toshiba Corp Fabrication of semiconductor substrate
DE3047140A1 (de) * 1980-12-15 1982-07-22 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen einer monolithisch integrierten halbleiterschaltung
US4542580A (en) * 1983-02-14 1985-09-24 Prime Computer, Inc. Method of fabricating n-type silicon regions and associated contacts
US4609568A (en) * 1984-07-27 1986-09-02 Fairchild Camera & Instrument Corporation Self-aligned metal silicide process for integrated circuits having self-aligned polycrystalline silicon electrodes
US4744862A (en) * 1984-10-01 1988-05-17 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods for nonlinear semiconductor element and liquid crystal display panel using the same
US5227316A (en) * 1985-01-22 1993-07-13 National Semiconductor Corporation Method of forming self aligned extended base contact for a bipolar transistor having reduced cell size
US5061986A (en) * 1985-01-22 1991-10-29 National Semiconductor Corporation Self-aligned extended base contact for a bipolar transistor having reduced cell size and improved electrical characteristics
US5045916A (en) * 1985-01-22 1991-09-03 Fairchild Semiconductor Corporation Extended silicide and external contact technology
US4648175A (en) * 1985-06-12 1987-03-10 Ncr Corporation Use of selectively deposited tungsten for contact formation and shunting metallization
JP2706469B2 (ja) * 1988-06-01 1998-01-28 松下電器産業株式会社 半導体装置の製造方法
US4978626A (en) * 1988-09-02 1990-12-18 Motorola, Inc. LDD transistor process having doping sensitive endpoint etching
US5158903A (en) * 1989-11-01 1992-10-27 Matsushita Electric Industrial Co., Ltd. Method for producing a field-effect type semiconductor device
US5141892A (en) * 1990-07-16 1992-08-25 Applied Materials, Inc. Process for depositing highly doped polysilicon layer on stepped surface of semiconductor wafer resulting in enhanced step coverage
KR920020763A (ko) * 1991-04-19 1992-11-21 김광호 반도체장치 및 그 제조방법
KR930008018B1 (ko) * 1991-06-27 1993-08-25 삼성전자 주식회사 바이씨모스장치 및 그 제조방법
US5444302A (en) 1992-12-25 1995-08-22 Hitachi, Ltd. Semiconductor device including multi-layer conductive thin film of polycrystalline material
US5480830A (en) * 1995-04-04 1996-01-02 Taiwan Semiconductor Manufacturing Company Ltd. Method of making depleted gate transistor for high voltage operation
JP3383140B2 (ja) 1995-10-02 2003-03-04 株式会社東芝 不揮発性半導体記憶装置の製造方法
US5981364A (en) * 1995-12-06 1999-11-09 Advanced Micro Devices, Inc. Method of forming a silicon gate to produce silicon devices with improved performance
US5767004A (en) * 1996-04-22 1998-06-16 Chartered Semiconductor Manufacturing, Ltd. Method for forming a low impurity diffusion polysilicon layer
JPH10247725A (ja) * 1997-03-05 1998-09-14 Mitsubishi Electric Corp 半導体装置およびその製造方法
US6060360A (en) * 1997-04-14 2000-05-09 Taiwan Semiconductor Manufacturing Company Method of manufacture of P-channel EEprom and flash EEprom devices
US5851891A (en) * 1997-04-21 1998-12-22 Advanced Micro Devices, Inc. IGFET method of forming with silicide contact on ultra-thin gate
US7192829B2 (en) * 1998-07-17 2007-03-20 Micron Technology, Inc. Methods of forming floating gate transistors
US7268065B2 (en) * 2004-06-18 2007-09-11 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of manufacturing metal-silicide features

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3519901A (en) * 1968-01-29 1970-07-07 Texas Instruments Inc Bi-layer insulation structure including polycrystalline semiconductor material for integrated circuit isolation
DE2211709C3 (de) * 1971-03-12 1979-07-05 Hitachi, Ltd., Tokio Verfahren zum Dotieren von Halbleitermaterial
US4087571A (en) * 1971-05-28 1978-05-02 Fairchild Camera And Instrument Corporation Controlled temperature polycrystalline silicon nucleation
US3738880A (en) * 1971-06-23 1973-06-12 Rca Corp Method of making a semiconductor device
JPS5242592B2 (it) * 1973-03-12 1977-10-25
GB1501114A (en) * 1974-04-25 1978-02-15 Rca Corp Method of making a semiconductor device
JPS5928992B2 (ja) * 1975-02-14 1984-07-17 日本電信電話株式会社 Ｍｏｓトランジスタおよびその製造方法
JPS606108B2 (ja) * 1976-07-07 1985-02-15 株式会社東芝 半導体装置の製造方法
JPS5368165A (en) * 1976-11-30 1978-06-17 Nec Corp Production of semiconductor device
US4180826A (en) * 1978-05-19 1979-12-25 Intel Corporation MOS double polysilicon read-only memory and cell

Also Published As

Publication number Publication date
JPS625350B2 (it) 1987-02-04
IT7928125A0 (it) 1979-12-18
EP0013317B1 (de) 1984-07-04
EP0013317A3 (en) 1982-01-27
EP0013317A2 (de) 1980-07-23
JPS5591176A (en) 1980-07-10
CA1120605A (en) 1982-03-23
DE2967090D1 (en) 1984-08-09
US4249968A (en) 1981-02-10

Similar Documents

Publication Publication Date Title
IT1165429B (it) Processo di fabbricazione di dispositivi mos
IT7926806A0 (it) Processo perfezionato per la fabbricazione di dispositivi semiconduttori.
IT1158723B (it) Processo di fabbricazione di dispositivi semiconduttori
IT7922195A0 (it) Processo perfezionato per la fabbricazione di dispositivi semiconduttori.
IT1080581B (it) Processo di idroformilazione
IT1076754B (it) Processo di idroformilazione ciclico
BR7905539A (pt) Processo de ensaio de pocos
IT7822548A0 (it) Processo di metanazione.
BR7908365A (pt) Processo de producao de dispositivo semi-condutor
IT7826098A0 (it) Processo per la fabbricazione di dispositivi semiconduttori.
IT1129370B (it) Calcolatore di processo
BR7901864A (pt) Processo de fabricacao de peracidos carboxilicos
IT7925482A0 (it) Temporizzatore di processo perfezionato.
IT7829672A0 (it) Processo di fabbricazione di dispositivi fet perfezionati.
BE878236A (fr) Procede de fabrication de clous
IT1113414B (it) Processo di deparaffinazione
IT1093322B (it) Processo di idroformilanzione
BR7904057A (pt) Processo fisico-bioquimico
BR7904053A (pt) Processo de fabricacao de um rotor
IT1158444B (it) Processo di idroformilazione
BR8003734A (pt) Processo de hidroformilacao de olefina
IT8020412A0 (it) Processo perfezionato per la fabbricazione di dispositivi nonplanari.
IT7927410A0 (it) Composizione e processo.
IT1121806B (it) Processo di cianoalchilazione ad elevata selettivita
BR7901401A (pt) Processo de producao de p-amino-difenilamina