IE54166B1 - Address buffer - Google Patents
Address bufferInfo
- Publication number
- IE54166B1 IE54166B1 IE492/82A IE49282A IE54166B1 IE 54166 B1 IE54166 B1 IE 54166B1 IE 492/82 A IE492/82 A IE 492/82A IE 49282 A IE49282 A IE 49282A IE 54166 B1 IE54166 B1 IE 54166B1
- Authority
- IE
- Ireland
- Prior art keywords
- address
- input
- timing clock
- transistors
- circuitry
- Prior art date
Links
- 239000000872 buffer Substances 0.000 title claims abstract description 51
- 238000010586 diagram Methods 0.000 description 15
- 230000006870 function Effects 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 238000005562 fading Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56031750A JPS57147193A (en) | 1981-03-05 | 1981-03-05 | Address buffer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| IE820492L IE820492L (en) | 1982-09-05 |
| IE54166B1 true IE54166B1 (en) | 1989-07-05 |
Family
ID=12339691
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IE492/82A IE54166B1 (en) | 1981-03-05 | 1982-03-04 | Address buffer |
Country Status (5)
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60151893A (ja) * | 1984-01-18 | 1985-08-09 | Nec Corp | 半導体メモリ回路 |
| JPH0612614B2 (ja) * | 1986-06-06 | 1994-02-16 | 日本電気株式会社 | 半導体集積回路 |
| JPS63157397A (ja) * | 1986-12-22 | 1988-06-30 | Matsushita Electronics Corp | 半導体メモリ |
| JPH07101553B2 (ja) * | 1989-02-15 | 1995-11-01 | 三菱電機株式会社 | バッファ回路およびその動作方法 |
| JP2547268B2 (ja) * | 1990-03-14 | 1996-10-23 | シャープ株式会社 | 半導体記憶装置の内部アドレス決定装置 |
| KR100353544B1 (en) | 2000-12-27 | 2002-09-27 | Hynix Semiconductor Inc | Circuit for generating internal supply voltage of semiconductor memory device |
| KR100390238B1 (ko) | 2001-05-18 | 2003-07-07 | 주식회사 하이닉스반도체 | 뱅크 어드레스를 이용한 반도체 메모리 소자의 어드레스제어 장치 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3737879A (en) * | 1972-01-05 | 1973-06-05 | Mos Technology Inc | Self-refreshing memory |
| US4207618A (en) * | 1978-06-26 | 1980-06-10 | Texas Instruments Incorporated | On-chip refresh for dynamic memory |
| WO1981003567A1 (en) * | 1980-06-02 | 1981-12-10 | Mostek Corp | Semiconductor memory for use in conjunction with error detection and correction circuit |
-
1981
- 1981-03-05 JP JP56031750A patent/JPS57147193A/ja active Granted
-
1982
- 1982-03-03 US US06/354,499 patent/US4451908A/en not_active Expired - Lifetime
- 1982-03-04 IE IE492/82A patent/IE54166B1/en not_active IP Right Cessation
- 1982-03-05 EP EP82301141A patent/EP0060108B1/en not_active Expired
- 1982-03-05 DE DE8282301141T patent/DE3278924D1/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| IE820492L (en) | 1982-09-05 |
| JPS57147193A (en) | 1982-09-10 |
| EP0060108A3 (en) | 1985-09-18 |
| US4451908A (en) | 1984-05-29 |
| DE3278924D1 (en) | 1988-09-22 |
| JPH0146955B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-10-11 |
| EP0060108B1 (en) | 1988-08-17 |
| EP0060108A2 (en) | 1982-09-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6333874B2 (en) | Semiconductor memory device having normal and standby modes, semiconductor integrated circuit and mobile electronic unit | |
| US4620118A (en) | Dual port access circuit with automatic asynchronous contention resolving capability | |
| EP0671744B1 (en) | Synchronous memory having parallel output data paths | |
| KR970008786B1 (ko) | 반도체 집적회로 | |
| KR920008032B1 (ko) | 동작모우드 설정회로 | |
| US4661928A (en) | Output buffer in which inductive noise is suppressed | |
| EP0128499A2 (en) | MOS memory | |
| JPS59178685A (ja) | 半導体記憶回路 | |
| US5025422A (en) | Semiconductor memory device | |
| EP0639000B1 (en) | Flip-flop type amplifier circuit | |
| US4618784A (en) | High-performance, high-density CMOS decoder/driver circuit | |
| KR100284985B1 (ko) | 인에이블제어회로를갖춘집적회로 | |
| JP3169987B2 (ja) | 入力緩衝回路を含む集積回路 | |
| JPS6122495A (ja) | アドレス・バツフア回路 | |
| JPS633394B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4825420A (en) | C-MOS address buffer for semiconductor memory | |
| US4831590A (en) | Semiconductor memory including an output latch having hysteresis characteristics | |
| IE54166B1 (en) | Address buffer | |
| KR0137462B1 (ko) | 다이나믹·랜덤·액세스·메모리 | |
| US5229964A (en) | Read circuit for large-scale dynamic random access memory | |
| KR0155986B1 (ko) | 반도체 기억장치 | |
| US4682048A (en) | Output circuit with improved timing control circuit | |
| JPH10302463A (ja) | 半導体記憶装置 | |
| US4764693A (en) | Semiconductor sense circuit suitable for buffer circuit in semiconductor memory chip | |
| JPH1173775A (ja) | 半導体記憶装置の出力回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Patent lapsed |