HK1006754A1 - Multi-mode microprocessor with electrical pin for selective re-initialization of processor state - Google Patents

Multi-mode microprocessor with electrical pin for selective re-initialization of processor state Download PDF

Info

Publication number
HK1006754A1
HK1006754A1 HK98105911A HK98105911A HK1006754A1 HK 1006754 A1 HK1006754 A1 HK 1006754A1 HK 98105911 A HK98105911 A HK 98105911A HK 98105911 A HK98105911 A HK 98105911A HK 1006754 A1 HK1006754 A1 HK 1006754A1
Authority
HK
Hong Kong
Prior art keywords
microprocessor
registers
pin
control unit
initialization
Prior art date
Application number
HK98105911A
Other languages
English (en)
Chinese (zh)
Other versions
HK1006754B (en
Inventor
T Grochowski Edward
Dalton Macwilliams Peter
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25163066&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=HK1006754(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Intel Corporation filed Critical Intel Corporation
Publication of HK1006754B publication Critical patent/HK1006754B/xx
Publication of HK1006754A1 publication Critical patent/HK1006754A1/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Multi Processors (AREA)
  • Debugging And Monitoring (AREA)
HK98105911A 1991-11-19 1998-06-22 Multi-mode microprocessor with electrical pin for selective re-initialization of processor state HK1006754A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US79458491A 1991-11-19 1991-11-19
US07794584 1991-11-19

Publications (2)

Publication Number Publication Date
HK1006754B HK1006754B (en) 1999-03-12
HK1006754A1 true HK1006754A1 (en) 1999-03-12

Family

ID=25163066

Family Applications (1)

Application Number Title Priority Date Filing Date
HK98105911A HK1006754A1 (en) 1991-11-19 1998-06-22 Multi-mode microprocessor with electrical pin for selective re-initialization of processor state

Country Status (7)

Country Link
US (1) US5555423A (cs)
JP (1) JPH05257808A (cs)
KR (1) KR100261527B1 (cs)
CN (1) CN1040156C (cs)
DE (1) DE4238099C2 (cs)
GB (1) GB2261753B (cs)
HK (1) HK1006754A1 (cs)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2102883A1 (en) * 1993-02-26 1994-08-27 James W. Arendt System and method for lazy loading of shared libraries
US6282645B1 (en) 1994-02-28 2001-08-28 Kabushiki Kaisha Toshiba Computer system for reading/writing system configuration using I/O instruction
US5860125A (en) * 1995-11-08 1999-01-12 Advanced Micro Devices, Inc. Integrated circuit including a real time clock, configuration RAM, and memory controller in a core section which receives an asynchronous partial reset and an asynchronous master reset
US5898232A (en) * 1995-11-08 1999-04-27 Advanced Micro Devices, Inc. Input/output section of an integrated circuit having separate power down capability
WO1997022922A1 (en) * 1995-12-15 1997-06-26 Intel Corporation Instruction encoding techniques for microcontroller architecture
US5784625A (en) * 1996-03-19 1998-07-21 Vlsi Technology, Inc. Method and apparatus for effecting a soft reset in a processor device without requiring a dedicated external pin
KR100465636B1 (ko) * 1997-09-30 2005-04-06 주식회사 하이닉스반도체 디램의 리프레쉬 제어회로
CN100354820C (zh) * 1999-12-31 2007-12-12 英特尔公司 外部微代码
US6857065B2 (en) * 2001-07-05 2005-02-15 International Business Machines Corporation System and method for system initializating a data processing system by selecting parameters from one of a user-defined input, a serial non-volatile memory and a parallel non-volatile memory
US20050076277A1 (en) * 2003-10-02 2005-04-07 Erwin Thalmann Test apparatus with static storage device and test method
US7389455B2 (en) * 2005-05-16 2008-06-17 Texas Instruments Incorporated Register file initialization to prevent unknown outputs during test
GB2550903B (en) * 2016-05-27 2019-06-12 Arm Ip Ltd Context data control

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57174755A (en) * 1981-04-21 1982-10-27 Toshiba Corp 1-chip microprocessor
US4435068A (en) * 1981-05-29 1984-03-06 Savin Corporation Apparatus for electrophotography
US4458310A (en) * 1981-10-02 1984-07-03 At&T Bell Laboratories Cache memory using a lowest priority replacement circuit
US4677548A (en) * 1984-09-26 1987-06-30 Honeywell Information Systems Inc. LSI microprocessor chip with backward pin compatibility and forward expandable functionality
US4779187A (en) * 1985-04-10 1988-10-18 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US4829472A (en) * 1986-10-20 1989-05-09 Microlytics, Inc. Spelling check module
US4958302A (en) * 1987-08-18 1990-09-18 Hewlett-Packard Company Graphics frame buffer with pixel serializing group rotator
GB8801472D0 (en) * 1988-01-22 1988-02-24 Int Computers Ltd Dynamic random-access memory
JP2533612B2 (ja) * 1988-05-16 1996-09-11 富士通株式会社 メモリのデ―タ保護方式
US5088026A (en) * 1990-02-09 1992-02-11 International Business Machines Corporation Method for managing a data cache using virtual external storage addresses as arguments

Also Published As

Publication number Publication date
US5555423A (en) 1996-09-10
GB2261753A (en) 1993-05-26
JPH05257808A (ja) 1993-10-08
CN1072521A (zh) 1993-05-26
KR100261527B1 (ko) 2000-07-15
GB2261753B (en) 1995-07-12
GB9217947D0 (en) 1992-10-07
DE4238099A1 (cs) 1993-05-27
CN1040156C (zh) 1998-10-07
KR930010732A (ko) 1993-06-23
DE4238099C2 (de) 1998-06-10

Similar Documents

Publication Publication Date Title
US4010449A (en) Mos computer employing a plurality of separate chips
HK1006754A1 (en) Multi-mode microprocessor with electrical pin for selective re-initialization of processor state
KR900016866A (ko) 데이타 처리 시스템
EP0871178A3 (en) Integrated circuit having standby control for memory
DE69505224D1 (de) Computersystem
WO2002010947A3 (en) Debugging of multiple data processors
EP0347905A3 (en) Circuit for testing circuit blocks controlled by microinstructions
JPS55110324A (en) Unit control circuit
JPS5685157A (en) Information processor
EP0464393A3 (en) Signal processor
JPS57113169A (en) Microcomputer
JPS6455652A (en) Data processor
JPS6481046A (en) Microprocessor unit incorporating debugging device
JPS5614350A (en) Microprogram control system
JPS649561A (en) Computer
EP0206841A3 (en) Microprocessor having separate instruction and data interfaces
JPS57197653A (en) Control device of microprogram
KR100305879B1 (ko) 마이크로컴퓨터
JPS5445549A (en) Spare selection system
JPS55131844A (en) Communication controller
JPS54140438A (en) Information processor
JPS5421229A (en) Data fetch system
JPS6459540A (en) Microcomputer
JPS5530704A (en) Information processor
JPS5760422A (en) Data transfer controlling system

Legal Events

Date Code Title Description
PF Patent in force
PE Patent expired

Effective date: 20120823