HK1001179A1 - Dram cell assembly - Google Patents

Dram cell assembly Download PDF

Info

Publication number
HK1001179A1
HK1001179A1 HK98100231A HK98100231A HK1001179A1 HK 1001179 A1 HK1001179 A1 HK 1001179A1 HK 98100231 A HK98100231 A HK 98100231A HK 98100231 A HK98100231 A HK 98100231A HK 1001179 A1 HK1001179 A1 HK 1001179A1
Authority
HK
Hong Kong
Prior art keywords
bitline
area
areas
along
transistor
Prior art date
Application number
HK98100231A
Other languages
German (de)
English (en)
French (fr)
Chinese (zh)
Other versions
HK1001179B (en
Inventor
Roesner Wolfgang
Original Assignee
Siemens Aktiengesellschaft
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Aktiengesellschaft filed Critical Siemens Aktiengesellschaft
Publication of HK1001179B publication Critical patent/HK1001179B/xx
Publication of HK1001179A1 publication Critical patent/HK1001179A1/xx

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/14—Word line organisation; Word line lay-out
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/905—Plural dram cells share common contact or common trench
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/908—Dram configuration with transistors and capacitors of pairs of cells along a straight line between adjacent bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
HK98100231A 1992-08-10 1993-06-23 Dram cell assembly HK1001179A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE4226454 1992-08-10
DE4226454 1992-08-10
PCT/DE1993/000542 WO1994003898A1 (de) 1992-08-10 1993-06-23 Dram-zellenanordnung

Publications (2)

Publication Number Publication Date
HK1001179B HK1001179B (en) 1998-05-29
HK1001179A1 true HK1001179A1 (en) 1998-05-29

Family

ID=6465239

Family Applications (1)

Application Number Title Priority Date Filing Date
HK98100231A HK1001179A1 (en) 1992-08-10 1993-06-23 Dram cell assembly

Country Status (9)

Country Link
US (1) US5600162A (https=)
EP (1) EP0654166B1 (https=)
JP (1) JPH07509808A (https=)
KR (1) KR100285823B1 (https=)
AT (1) ATE137048T1 (https=)
DE (1) DE59302290D1 (https=)
HK (1) HK1001179A1 (https=)
TW (1) TW228594B (https=)
WO (1) WO1994003898A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5821592A (en) * 1997-06-30 1998-10-13 Siemens Aktiengesellschaft Dynamic random access memory arrays and methods therefor
US6455886B1 (en) 2000-08-10 2002-09-24 International Business Machines Corporation Structure and process for compact cell area in a stacked capacitor cell array
US6545935B1 (en) 2000-08-29 2003-04-08 Ibm Corporation Dual-port DRAM architecture system
US6831320B2 (en) * 2002-09-30 2004-12-14 Infineon Technologies Ag Memory cell configuration for a DRAM memory with a contact bit terminal for two trench capacitors of different rows
JP4413536B2 (ja) * 2003-06-23 2010-02-10 株式会社東芝 半導体装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2590171B2 (ja) * 1988-01-08 1997-03-12 株式会社日立製作所 半導体記憶装置
US5235199A (en) * 1988-03-25 1993-08-10 Kabushiki Kaisha Toshiba Semiconductor memory with pad electrode and bit line under stacked capacitor
US5091761A (en) * 1988-08-22 1992-02-25 Hitachi, Ltd. Semiconductor device having an arrangement of IGFETs and capacitors stacked thereover
JPH0279463A (ja) * 1988-09-14 1990-03-20 Mitsubishi Electric Corp 半導体記憶装置
JPH0294471A (ja) * 1988-09-30 1990-04-05 Toshiba Corp 半導体記憶装置およびその製造方法
JP2528731B2 (ja) * 1990-01-26 1996-08-28 三菱電機株式会社 半導体記憶装置およびその製造方法
JP2818964B2 (ja) * 1990-03-30 1998-10-30 三菱電機株式会社 積層構造の電荷蓄積部を有する半導体記憶装置の製造方法
KR930007194B1 (ko) * 1990-08-14 1993-07-31 삼성전자 주식회사 반도체 장치 및 그 제조방법

Also Published As

Publication number Publication date
DE59302290D1 (de) 1996-05-23
ATE137048T1 (de) 1996-05-15
US5600162A (en) 1997-02-04
TW228594B (https=) 1994-08-21
JPH07509808A (ja) 1995-10-26
WO1994003898A1 (de) 1994-02-17
KR100285823B1 (ko) 2001-04-16
EP0654166B1 (de) 1996-04-17
KR950703208A (ko) 1995-08-23
EP0654166A1 (de) 1995-05-24

Similar Documents

Publication Publication Date Title
JP3744938B2 (ja) 自己増幅ダイナミックｍｏｓトランジスタメモリセルを有する装置の製法
US6005296A (en) Layout for SRAM structure
US5410169A (en) Dynamic random access memory having bit lines buried in semiconductor substrate
US5117389A (en) Flat-cell read-only-memory integrated circuit
KR100297456B1 (ko) 메모리디바이스에비트를저장,제거및판독하는방법
US5977580A (en) Memory device and fabrication method thereof
US8114737B2 (en) Methods of forming memory cells on pillars and memories with memory cells on pillars
EP0475280B1 (en) Semiconductor memory device
US5025294A (en) Metal insulator semiconductor type dynamic random access memory device
KR100247602B1 (ko) 단일레벨상의각각의상보형데이타라인의양측면상에Vcc와Vss버스를포함하는전CMOSSRAM셀
US7282761B2 (en) Semiconductor memory devices having offset transistors and methods of fabricating the same
US20020008269A1 (en) Structure of a stacked memory cell, in particular a ferroelectric cell
KR20050084343A (ko) 측면 부동 스페이서를 가진 다중레벨 메모리 셀
KR0176716B1 (ko) 반도체메모리장치 및 그 제조방법
KR940010833B1 (ko) 다이나믹형 반도체메모리
US5930623A (en) Method of forming a data storage capacitor with a wide electrode area for dynamic random access memory using double spacers
KR100190522B1 (ko) 반도체 메모리 집적회로 및 그 제조방법
US5463236A (en) Semiconductor memory device having improved isolation structure among memory cells
US5321648A (en) Stacked V-cell capacitor using a disposable outer digit line spacer
US6911687B1 (en) Buried bit line-field isolation defined active semiconductor areas
HK1001179A1 (en) Dram cell assembly
US6181014B1 (en) Integrated circuit memory devices having highly integrated SOI memory cells therein
HK1001179B (en) Dram cell assembly
KR100319623B1 (ko) 디램 셀 어레이 및 그 제조방법
US6388283B1 (en) Semiconductor memory with a strip-shaped cell plate

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)