GR3025435T3 - Circuit for eliminating glitches from a framing signal - Google Patents

Circuit for eliminating glitches from a framing signal

Info

Publication number
GR3025435T3
GR3025435T3 GR970403080T GR970403080T GR3025435T3 GR 3025435 T3 GR3025435 T3 GR 3025435T3 GR 970403080 T GR970403080 T GR 970403080T GR 970403080 T GR970403080 T GR 970403080T GR 3025435 T3 GR3025435 T3 GR 3025435T3
Authority
GR
Greece
Prior art keywords
signal
providing
counter
output
clock
Prior art date
Application number
GR970403080T
Other languages
English (en)
Inventor
Gerhard Ing Grad Prey
Stefan Dipl-Ing Leitol
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of GR3025435T3 publication Critical patent/GR3025435T3/el

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal
    • H04J3/0608—Detectors therefor, e.g. correlators, state machines
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125—Discriminating pulses
    • H03K5/1252—Suppression or limitation of noise or interference

Landscapes

  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Noise Elimination (AREA)
  • Picture Signal Circuits (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Catching Or Destruction (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Details Of Television Scanning (AREA)
GR970403080T 1994-09-23 1997-11-19 Circuit for eliminating glitches from a framing signal GR3025435T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE4434085A DE4434085A1 (de) 1994-09-23 1994-09-23 Schaltungsanordnung zur Störbefreiung eines Pulsrahmensignals

Publications (1)

Publication Number Publication Date
GR3025435T3 true GR3025435T3 (en) 1998-02-27

Family

ID=6529053

Family Applications (1)

Application Number Title Priority Date Filing Date
GR970403080T GR3025435T3 (en) 1994-09-23 1997-11-19 Circuit for eliminating glitches from a framing signal

Country Status (6)

Country Link
EP (1) EP0704786B1 (el)
AT (1) ATE160230T1 (el)
DE (2) DE4434085A1 (el)
DK (1) DK0704786T3 (el)
ES (1) ES2109763T3 (el)
GR (1) GR3025435T3 (el)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1320467C (zh) * 2003-09-04 2007-06-06 纬创资通股份有限公司 抗噪声时钟信号电路

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2938228C2 (de) * 1979-09-21 1982-02-25 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren und Schaltung zur Synchronisation
EP0309849A1 (de) * 1987-09-28 1989-04-05 Siemens Aktiengesellschaft Anordnung zur Entzerrung der Impulsbreiten eines Digitalsignals
US5259006A (en) * 1990-04-18 1993-11-02 Quickturn Systems, Incorporated Method for substantially eliminating hold time violations in implementing high speed logic circuits or the like
US5347227A (en) * 1992-12-10 1994-09-13 At&T Bell Laboratories Clock phase adjustment between duplicated clock circuits

Also Published As

Publication number Publication date
ES2109763T3 (es) 1998-01-16
DE59500978D1 (de) 1997-12-18
DE4434085A1 (de) 1996-03-28
EP0704786B1 (de) 1997-11-12
EP0704786A1 (de) 1996-04-03
DK0704786T3 (da) 1998-07-27
ATE160230T1 (de) 1997-11-15

Similar Documents

Publication Publication Date Title
EP0313178A3 (en) Circuit and method for performing clock division and clock synchronization
GR3025435T3 (en) Circuit for eliminating glitches from a framing signal
TW362173B (en) Meta-hardened flip-flop
EP0403047A3 (en) A frequency divider circuit
CA2092845A1 (en) Trigger signal generating circuit
US4558457A (en) Counter circuit having improved output response
EP0148098A3 (en) Process and circuit for regenerating significant moments of a periodic signal
KR100236083B1 (ko) 펄스 발생회로
KR0167202B1 (ko) 피엘씨 인터럽트 모듈의 노이즈 제거장치
JPS54104272A (en) Complementary mos logic circuit
US4656460A (en) D/A converter
SU1372618A1 (ru) Преобразователь длительности импульсов в цифровой код
SU1418686A1 (ru) Генератор кода Гре
JPS5679524A (en) Conversion circuit for duty cycle
JPS5720832A (en) Interruption input circuit
SU1626352A1 (ru) Формирователь одиночного импульса
KR930007649B1 (ko) 잡음에 의한 오동작 방지회로
KR0183747B1 (ko) 클럭 펄스의 주파수 변환방법 및 회로
JPS5623023A (en) Input buffer circuit
KR0118634Y1 (ko) 주파수 체배기
SU1224988A1 (ru) Устройство дл задержки импульсных сигналов
SU1298901A1 (ru) Синхронный делитель частоты на дес ть
SU1005310A1 (ru) Распределитель
JPS57160214A (en) Flip-flop circuit and counter circuit using it
JPH02301250A (ja) パルス分周回路