GB2438788B - Structure and method for fabricating flip chip devices - Google Patents

Structure and method for fabricating flip chip devices

Info

Publication number
GB2438788B
GB2438788B GB0718502A GB0718502A GB2438788B GB 2438788 B GB2438788 B GB 2438788B GB 0718502 A GB0718502 A GB 0718502A GB 0718502 A GB0718502 A GB 0718502A GB 2438788 B GB2438788 B GB 2438788B
Authority
GB
United Kingdom
Prior art keywords
conductive pad
passivation layer
flip chip
chip devices
disposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB0718502A
Other languages
English (en)
Other versions
GB2438788A (en
GB0718502D0 (en
Inventor
Mark Adam Bachman
Donald Stephen Bitting
Daniel Patrick Cheshire
Taeho Kook
Sailesh Manish Merchant
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agere Systems LLC
Original Assignee
Agere Systems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Systems LLC filed Critical Agere Systems LLC
Publication of GB0718502D0 publication Critical patent/GB0718502D0/en
Publication of GB2438788A publication Critical patent/GB2438788A/en
Application granted granted Critical
Publication of GB2438788B publication Critical patent/GB2438788B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/019—Manufacture or treatment of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/242—Dispositions, e.g. layouts relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/281—Auxiliary members
    • H10W72/283—Reinforcing structures, e.g. bump collars
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/934—Cross-sectional shape, i.e. in side view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
GB0718502A 2005-02-24 2006-02-24 Structure and method for fabricating flip chip devices Expired - Fee Related GB2438788B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US65581605P 2005-02-24 2005-02-24
PCT/US2006/006673 WO2006091856A1 (en) 2005-02-24 2006-02-24 Structure and method for fabricating flip chip devices

Publications (3)

Publication Number Publication Date
GB0718502D0 GB0718502D0 (en) 2007-10-31
GB2438788A GB2438788A (en) 2007-12-05
GB2438788B true GB2438788B (en) 2009-03-11

Family

ID=36370840

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0718502A Expired - Fee Related GB2438788B (en) 2005-02-24 2006-02-24 Structure and method for fabricating flip chip devices

Country Status (6)

Country Link
US (1) US7777333B2 (enExample)
JP (1) JP2008532292A (enExample)
KR (1) KR101266335B1 (enExample)
CN (1) CN100593232C (enExample)
GB (1) GB2438788B (enExample)
WO (1) WO2006091856A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100886710B1 (ko) 2007-07-27 2009-03-04 주식회사 하이닉스반도체 반도체 패키지 및 이의 제조 방법
TWI392070B (zh) * 2008-05-05 2013-04-01 欣興電子股份有限公司 半導體元件暨嵌埋有半導體元件之封裝基板及其製法
JP5361264B2 (ja) 2008-07-04 2013-12-04 ローム株式会社 半導体装置
US7985671B2 (en) * 2008-12-29 2011-07-26 International Business Machines Corporation Structures and methods for improving solder bump connections in semiconductor devices
US8405211B2 (en) 2009-05-08 2013-03-26 Taiwan Semiconductor Manufacturing Company, Ltd. Bump pad structure
KR101167805B1 (ko) 2011-04-25 2012-07-25 삼성전기주식회사 패키지 기판 및 이의 제조방법
US9905524B2 (en) * 2011-07-29 2018-02-27 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structures in semiconductor device and packaging assembly
US8580672B2 (en) * 2011-10-25 2013-11-12 Globalfoundries Inc. Methods of forming bump structures that include a protection layer
KR101890711B1 (ko) * 2012-05-03 2018-08-22 에스케이하이닉스 주식회사 범프 버퍼 스프링패드부를 포함하는 전자 소자의 패키지 및 제조 방법
WO2014071815A1 (zh) * 2012-11-08 2014-05-15 南通富士通微电子股份有限公司 半导体器件及其形成方法
US9379077B2 (en) 2012-11-08 2016-06-28 Nantong Fujitsu Microelectronics Co., Ltd. Metal contact for semiconductor device
CN102915986B (zh) 2012-11-08 2015-04-01 南通富士通微电子股份有限公司 芯片封装结构
US9269682B2 (en) * 2013-02-27 2016-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming bump structure
TWI517328B (zh) 2013-03-07 2016-01-11 矽品精密工業股份有限公司 半導體裝置
US20150279793A1 (en) * 2014-03-27 2015-10-01 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and manufacturing method thereof
US9802813B2 (en) * 2014-12-24 2017-10-31 Stmicroelectronics (Malta) Ltd Wafer level package for a MEMS sensor device and corresponding manufacturing process
US10591687B2 (en) 2017-05-19 2020-03-17 Adolite Inc. Optical interconnect modules with 3D polymer waveguide
US10608158B2 (en) * 2017-09-29 2020-03-31 International Business Machines Corporation Two-component bump metallization
US10727391B2 (en) 2017-09-29 2020-07-28 International Business Machines Corporation Bump bonded cryogenic chip carrier
US10535698B2 (en) * 2017-11-28 2020-01-14 Taiwan Semiconductor Manufacturing Co., Ltd. Image sensor with pad structure
CN108323009A (zh) * 2018-01-11 2018-07-24 南昌黑鲨科技有限公司 器件结构及器件布局
US11018103B2 (en) * 2019-09-19 2021-05-25 Nanya Technology Corporation Integrated circuit structure
CN112786467B (zh) * 2019-11-07 2025-04-11 长鑫存储技术有限公司 半导体结构、制备方法及半导体封装结构
US11233024B2 (en) * 2019-12-23 2022-01-25 Micron Technology, Inc. Methods for forming substrate terminal pads, related terminal pads and substrates and assemblies incorporating such terminal pads

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6596619B1 (en) * 2002-05-17 2003-07-22 Taiwan Semiconductor Manufacturing Company Method for fabricating an under bump metallization structure
US20050017361A1 (en) * 2003-07-23 2005-01-27 Megic Corporation Post-passivation metal scheme on an IC chip with copper interconnection

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49112570A (enExample) * 1973-02-23 1974-10-26
US6462426B1 (en) * 2000-12-14 2002-10-08 National Semiconductor Corporation Barrier pad for wafer level chip scale packages
KR100640576B1 (ko) * 2000-12-26 2006-10-31 삼성전자주식회사 유비엠의 형성방법 및 그에 의해 형성된 반도체 소자
JP4656275B2 (ja) * 2001-01-15 2011-03-23 日本電気株式会社 半導体装置の製造方法
US6426281B1 (en) * 2001-01-16 2002-07-30 Taiwan Semiconductor Manufacturing Company Method to form bump in bumping technology
DE10146353B4 (de) * 2001-09-20 2007-08-16 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Herstellung einer Lötperle und Lötperlenstruktur
JP2004055855A (ja) * 2002-07-19 2004-02-19 Toyoda Gosei Co Ltd 通信装置
GB2411767B (en) * 2002-12-20 2006-11-01 Agere Systems Inc Structure and method for bonding to copper interconnect structures
JP2008016514A (ja) * 2006-07-03 2008-01-24 Renesas Technology Corp 半導体装置の製造方法および半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6596619B1 (en) * 2002-05-17 2003-07-22 Taiwan Semiconductor Manufacturing Company Method for fabricating an under bump metallization structure
US20050017361A1 (en) * 2003-07-23 2005-01-27 Megic Corporation Post-passivation metal scheme on an IC chip with copper interconnection

Also Published As

Publication number Publication date
CN100593232C (zh) 2010-03-03
US20090072393A1 (en) 2009-03-19
KR20070104919A (ko) 2007-10-29
GB2438788A (en) 2007-12-05
WO2006091856A1 (en) 2006-08-31
JP2008532292A (ja) 2008-08-14
US7777333B2 (en) 2010-08-17
KR101266335B1 (ko) 2013-05-24
GB0718502D0 (en) 2007-10-31
CN101128926A (zh) 2008-02-20

Similar Documents

Publication Publication Date Title
GB2438788B (en) Structure and method for fabricating flip chip devices
TWI284394B (en) Lid used in package structure and the package structure of having the same
MY151533A (en) Substrate and process for semiconductor flip chip package
TW200711016A (en) Bonding pad on IC substrate and method for making the same
WO2008153128A1 (ja) 半導体装置
TW429567B (en) Stack package and method of fabricating the same
TWI264807B (en) Semiconductor package and method for manufacturing the same
TW200802784A (en) Controlling flip-chip techniques for concurrent ball bonds in semiconductor devices
TW200636886A (en) Conductive bump structure for semiconductor device and fabrication method thereof
JP2008532292A5 (enExample)
TW200729439A (en) Bond pad structure and method of forming the same
TW200713609A (en) Chip structure, chip package structure and manufacturing thereof
TW200729422A (en) Chip package
TWI603241B (zh) 一種觸控面板-感測晶片封裝體模組複合體及其製造方法
JP2003264260A5 (enExample)
TWI265582B (en) Various structure/height bumps for wafer level-chip scale package
TW200719420A (en) Bump structures and methods for forming solder bumps
TW200636938A (en) A semiconductor device and a manufacturing method of the same
SG145547A1 (en) Microelectronic component assemblies with recessed wire bonds and methods of making same
TW200627652A (en) Electronic package and method of manufacturing same
AU2003263368A1 (en) Selective connection in ic packaging
TW200601534A (en) Leadframe for multi-chip package and method for manufacturing the same
TW200731475A (en) Semiconductor assembly for improved device warpage and solder ball coplanarity
TW200616115A (en) Wafer structure, chip structure and bumping process
SG124339A1 (en) Under bump metallurgy in integrated circuits

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20170224