FR3112891B1 - Structure de plaquette de liaison et son procédé de fabrication - Google Patents
Structure de plaquette de liaison et son procédé de fabrication Download PDFInfo
- Publication number
- FR3112891B1 FR3112891B1 FR2107974A FR2107974A FR3112891B1 FR 3112891 B1 FR3112891 B1 FR 3112891B1 FR 2107974 A FR2107974 A FR 2107974A FR 2107974 A FR2107974 A FR 2107974A FR 3112891 B1 FR3112891 B1 FR 3112891B1
- Authority
- FR
- France
- Prior art keywords
- layer
- support substrate
- sic
- less
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 abstract 5
- 239000000758 substrate Substances 0.000 abstract 4
- 229910010271 silicon carbide Inorganic materials 0.000 abstract 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 abstract 1
- 229910052799 carbon Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02378—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Recrystallisation Techniques (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Ceramic Products (AREA)
Abstract
Une structure de plaquette de liaison (100) inclut un substrat de support (102), une couche de liaison (104), et une couche de carbure de silicium (SiC) (106). La couche de liaison (104) est formée sur une surface du substrat de support (102), et la couche de SiC (106) est liée à la couche de liaison (104), dans laquelle une surface carbone (106a) de la couche de SiC (106) est en contact direct avec la couche de liaison (104). La couche de SiC (106) présente une dislocation de plan basal (BPD) de 1000 ea/cm2 à 20 000 ea/cm2, une variation de l’épaisseur totale (TTV) supérieure à celle du substrat de support (102), et un diamètre inférieur ou égal à celui du substrat de support (102). La structure de plaquette de liaison (100) présente une TTV inférieure à 10 µm, un arc inférieur à 30 µm et un gauchissement inférieur à 60 µm. Figure de l’abrégé : Figure 1
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109125054 | 2020-07-24 | ||
TW109125054A TWI745001B (zh) | 2020-07-24 | 2020-07-24 | 接合用晶片結構及其製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3112891A1 FR3112891A1 (fr) | 2022-01-28 |
FR3112891B1 true FR3112891B1 (fr) | 2023-06-16 |
Family
ID=79586248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR2107974A Active FR3112891B1 (fr) | 2020-07-24 | 2021-07-23 | Structure de plaquette de liaison et son procédé de fabrication |
Country Status (5)
Country | Link |
---|---|
US (1) | US11757003B2 (fr) |
JP (1) | JP7138218B2 (fr) |
CN (1) | CN113972134A (fr) |
FR (1) | FR3112891B1 (fr) |
TW (1) | TWI745001B (fr) |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7422634B2 (en) * | 2005-04-07 | 2008-09-09 | Cree, Inc. | Three inch silicon carbide wafer with low warp, bow, and TTV |
US8436366B2 (en) | 2009-04-15 | 2013-05-07 | Sumitomo Electric Industries, Ltd. | Substrate composed of silicon carbide with thin film, semiconductor device, and method of manufacturing a semiconductor device |
US9279192B2 (en) | 2014-07-29 | 2016-03-08 | Dow Corning Corporation | Method for manufacturing SiC wafer fit for integration with power device manufacturing technology |
CN104876180A (zh) | 2015-04-29 | 2015-09-02 | 中国科学院半导体研究所 | 材料扩散互溶实现碳化硅键合的方法 |
DE102015112648B4 (de) | 2015-07-31 | 2021-02-04 | Infineon Technologies Ag | Verfahren zum bilden einer waferstruktur, verfahren zum bilden eines halbleiterbauelements und einer waferstruktur |
JP6544166B2 (ja) * | 2015-09-14 | 2019-07-17 | 信越化学工業株式会社 | SiC複合基板の製造方法 |
JP6690282B2 (ja) | 2016-02-15 | 2020-04-28 | 住友電気工業株式会社 | 炭化珪素エピタキシャル基板および炭化珪素半導体装置の製造方法 |
CN105590996A (zh) | 2016-02-23 | 2016-05-18 | 河源市众拓光电科技有限公司 | 湿法剥离中防止垂直结构led衬底被腐蚀的方法 |
CN107464786B (zh) | 2017-08-23 | 2019-10-01 | 成都海威华芯科技有限公司 | 一种改善6英寸SiC晶圆翘曲度的方法 |
TWI660076B (zh) * | 2017-10-06 | 2019-05-21 | 環球晶圓股份有限公司 | 碳化矽晶體及其製造方法 |
-
2020
- 2020-07-24 TW TW109125054A patent/TWI745001B/zh active
-
2021
- 2021-07-07 US US17/368,845 patent/US11757003B2/en active Active
- 2021-07-09 CN CN202110780745.4A patent/CN113972134A/zh active Pending
- 2021-07-14 JP JP2021116239A patent/JP7138218B2/ja active Active
- 2021-07-23 FR FR2107974A patent/FR3112891B1/fr active Active
Also Published As
Publication number | Publication date |
---|---|
US20220028977A1 (en) | 2022-01-27 |
FR3112891A1 (fr) | 2022-01-28 |
TW202205456A (zh) | 2022-02-01 |
TWI745001B (zh) | 2021-11-01 |
JP7138218B2 (ja) | 2022-09-15 |
US11757003B2 (en) | 2023-09-12 |
CN113972134A (zh) | 2022-01-25 |
JP2022022124A (ja) | 2022-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI719051B (zh) | SiC複合基板及其製造方法 | |
JP4348408B2 (ja) | 半導体装置の製造方法 | |
CN100400234C (zh) | 大直径高硬度6H-SiC单晶片的表面抛光方法 | |
DE60329293D1 (de) | Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht | |
KR20040095138A (ko) | 질화물 반도체 기판 및 질화물 반도체 기판의 가공 방법 | |
KR20050012936A (ko) | 서셉터 및 이를 포함하는 증착 장치 | |
FR3112891B1 (fr) | Structure de plaquette de liaison et son procédé de fabrication | |
CN110060959B (zh) | 贴合晶片的制造方法 | |
KR20050111358A (ko) | 마이크로 전자 장치, 광전자 장치 또는 광학 장치용의,유용층의 이동을 수반하는 기판상에 기판 또는 부품을제조하는 방법 | |
JP3094312B2 (ja) | サセプター | |
FR3104322B1 (fr) | Procédé de formation d'un substrat de manipulation pour une structure composite ciblant des applications rf | |
KR102565964B1 (ko) | 에피택셜 웨이퍼 및 그 제조 방법 | |
JPWO2020049731A1 (ja) | 半導体装置 | |
US20220415653A1 (en) | Method for manufacturing a composite structure comprising a thin layer of monocrystalline sic on an sic carrier substrate | |
KR20060113451A (ko) | 다이아몬드 기판 및 이의 제조 방법 | |
KR102549134B1 (ko) | 갈륨 나이트라이드 반도체 구조 및 그 제조 방법 | |
JP2002265295A (ja) | 気相成長用サセプタ及びこれを用いた気相成長方法 | |
FR3112449B1 (fr) | Procédé de fabrication d'un dispositif électriquement conducteur en matériau ligno-cellulosique | |
TWI446583B (zh) | 半導體製程方法 | |
JP2008251579A (ja) | 静電チャックおよび半導体装置の製造方法 | |
WO2022255363A1 (fr) | Corps assemblé comprenant une tranche de diamant en mosaïque et un semi-conducteur d'un type différent, procédé pour sa production, et tranche de diamant en mosaïque destinée à être utilisée dans un corps assemblé avec un semi-conducteur d'un type différent | |
JPH08330553A (ja) | Soiウエハおよびそれを用いた半導体集積回路装置の製造方法 | |
KR102610826B1 (ko) | 에피택셜 웨이퍼 및 그 제조 방법 | |
JP3803611B2 (ja) | 半導体基板、半導体素子、および半導体素子の製造方法 | |
FR3118284B1 (fr) | Dispositif électronique en siliciure de carbone et son procédé de fabrication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20220819 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |