FR3066038B1 - Memoire a changement de phase - Google Patents
Memoire a changement de phase Download PDFInfo
- Publication number
- FR3066038B1 FR3066038B1 FR1753985A FR1753985A FR3066038B1 FR 3066038 B1 FR3066038 B1 FR 3066038B1 FR 1753985 A FR1753985 A FR 1753985A FR 1753985 A FR1753985 A FR 1753985A FR 3066038 B1 FR3066038 B1 FR 3066038B1
- Authority
- FR
- France
- Prior art keywords
- phase change
- strip
- change memory
- conductive
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001465 metallisation Methods 0.000 abstract 2
- 239000012212 insulator Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 239000012782 phase change material Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/82—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays the switching components having a common active material layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8413—Electrodes adapted for resistive heating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Semiconductor Memories (AREA)
Abstract
L'invention concerne une mémoire à changement de phase comprenant : une bande (2) de matériau à changement de phase revêtue d'une bande conductrice (4) et entourée d'un isolant (10), la bande (2) de matériau à changement de phase étant en contact par sa face inférieure avec des pointes d'un élément résistif (8) ; et un réseau de connexion composé de plusieurs niveaux de métallisation couplés entre eux par des vias conducteurs, au moins un élément (26) du niveau de métallisation inférieur étant en contact direct avec la face supérieure de la bande conductrice (4).
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1753985A FR3066038B1 (fr) | 2017-05-05 | 2017-05-05 | Memoire a changement de phase |
US15/968,474 US10403682B2 (en) | 2017-05-05 | 2018-05-01 | Phase-change memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1753985 | 2017-05-05 | ||
FR1753985A FR3066038B1 (fr) | 2017-05-05 | 2017-05-05 | Memoire a changement de phase |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3066038A1 FR3066038A1 (fr) | 2018-11-09 |
FR3066038B1 true FR3066038B1 (fr) | 2020-01-24 |
Family
ID=59649835
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1753985A Active FR3066038B1 (fr) | 2017-05-05 | 2017-05-05 | Memoire a changement de phase |
Country Status (2)
Country | Link |
---|---|
US (1) | US10403682B2 (fr) |
FR (1) | FR3066038B1 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020098283A (ja) * | 2018-12-18 | 2020-06-25 | 日本電信電話株式会社 | 光導波路とその製造方法 |
FR3096827A1 (fr) | 2019-05-28 | 2020-12-04 | Stmicroelectronics (Crolles 2) Sas | Mémoire à changement de phase |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100615598B1 (ko) * | 2004-07-19 | 2006-08-25 | 삼성전자주식회사 | 평탄화 절연막을 갖는 반도체 장치들 및 그 형성방법들 |
US7202493B2 (en) * | 2004-11-30 | 2007-04-10 | Macronix International Co., Inc. | Chalcogenide memory having a small active region |
KR100782496B1 (ko) * | 2006-11-09 | 2007-12-05 | 삼성전자주식회사 | 자기 정렬된 셀 다이오드를 갖는 반도체 소자의 제조방법및 이를 이용하는 상변화 기억소자의 제조방법 |
KR101490429B1 (ko) * | 2008-03-11 | 2015-02-11 | 삼성전자주식회사 | 저항 메모리 소자 및 그 형성 방법 |
KR20090097362A (ko) * | 2008-03-11 | 2009-09-16 | 삼성전자주식회사 | 저항 메모리 소자 및 그 형성 방법 |
EP2105959A3 (fr) * | 2008-03-28 | 2011-03-02 | STMicroelectronics (Crolles 2) SAS | Procédé de formation de niveaux d'interconnexion d'un circuit intégré |
US8243497B1 (en) * | 2009-11-30 | 2012-08-14 | Micron Technology, Inc. | Phase change memory device with reduced programming disturbance |
US8492195B2 (en) * | 2010-08-23 | 2013-07-23 | Crossbar, Inc. | Method for forming stackable non-volatile resistive switching memory devices |
KR101872949B1 (ko) * | 2011-05-17 | 2018-07-02 | 삼성전자주식회사 | 상변화 메모리 장치 및 이의 제조 방법 |
KR101829351B1 (ko) * | 2012-04-23 | 2018-03-29 | 삼성전자주식회사 | 반도체 소자의 제조방법 |
TWI549229B (zh) * | 2014-01-24 | 2016-09-11 | 旺宏電子股份有限公司 | 應用於系統單晶片之記憶體裝置內的多相變化材料 |
-
2017
- 2017-05-05 FR FR1753985A patent/FR3066038B1/fr active Active
-
2018
- 2018-05-01 US US15/968,474 patent/US10403682B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10403682B2 (en) | 2019-09-03 |
US20180323237A1 (en) | 2018-11-08 |
FR3066038A1 (fr) | 2018-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3066038B1 (fr) | Memoire a changement de phase | |
DE602006003098D1 (de) | Verfahren zum regeln des zuerst schmelzenden bereihtungen | |
FR3053020B1 (fr) | Plateforme pour une eolienne flottante, eolienne flottante equipee d'une telle plateforme. | |
DE602006016864D1 (de) | Vertikale phasenwechsel-speicherzelle und herstellungsverfahren dafür | |
TW200703640A (en) | Phase change memory with adjustable resistance ratio and fabricating method thereof | |
WO2008059428A3 (fr) | Détecteur de rayonnement robuste comprenant un diamant | |
WO2008027135A3 (fr) | Éléments de mémoire plans auto-alignés à changement de phase, dispositifs et systèmes les utilisant et leurs procédés de fabrication | |
WO2008102718A1 (fr) | Dispositif de mémoire semi-conducteur | |
FR3056812B1 (fr) | Structure de support de barriere acoustique | |
MX358834B (es) | Sensor amperometrico de cloro. | |
FR3029815B1 (fr) | Hydrophone piezoelectrique a perforations et antenne comprenant une pluralite d'hydrophones | |
ATE520152T1 (de) | Leistungshalbleiterbauelement | |
FR3059467B1 (fr) | Transistor a heterojonction a structure verticale | |
FR3042309A1 (fr) | Structure dbc amelioree dotee d'un support integrant un materiau a changement de phase | |
FR3082050B1 (fr) | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d | |
FR3056826B1 (fr) | Cellule memoire a changement de phase | |
FR3073075B1 (fr) | Point memoire a materiau a changement de phase | |
FR3065740B1 (fr) | Element d'isolation | |
ATE480980T1 (de) | Widerstandsheizzelle | |
JP2020155602A5 (ja) | 半導体装置 | |
FR3093740B3 (fr) | Elément de couverture d’une surface | |
FR3065113B1 (fr) | Unite electronique et dispositif electrique comprenant ladite unite electronique | |
Djordje | Space, Territory and Sovereignty: Critical Analysis of Concepts | |
FR3096234B1 (fr) | Semelle interieure de chaussant | |
Zhang et al. | Effects of close double-parallel bridges on flooding: Xiao-Fei Zhang, Wen-Guang Luo, Xin Liu & Wei-Xia Cai |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20181109 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |
|
PLFP | Fee payment |
Year of fee payment: 7 |
|
PLFP | Fee payment |
Year of fee payment: 8 |