FR3007198B1 - Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication - Google Patents

Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication

Info

Publication number
FR3007198B1
FR3007198B1 FR1355476A FR1355476A FR3007198B1 FR 3007198 B1 FR3007198 B1 FR 3007198B1 FR 1355476 A FR1355476 A FR 1355476A FR 1355476 A FR1355476 A FR 1355476A FR 3007198 B1 FR3007198 B1 FR 3007198B1
Authority
FR
France
Prior art keywords
manufacturing
component
active region
nmos transistor
compression stresses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR1355476A
Other languages
English (en)
Other versions
FR3007198A1 (fr
Inventor
Christian Rivero
Guilhem Bouton
Pascal Fornara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR1355476A priority Critical patent/FR3007198B1/fr
Priority to US14/300,663 priority patent/US9263518B2/en
Publication of FR3007198A1 publication Critical patent/FR3007198A1/fr
Priority to US14/715,090 priority patent/US20150255540A1/en
Application granted granted Critical
Publication of FR3007198B1 publication Critical patent/FR3007198B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7846—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the lateral device isolation region, e.g. STI
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
FR1355476A 2013-06-13 2013-06-13 Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication Expired - Fee Related FR3007198B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR1355476A FR3007198B1 (fr) 2013-06-13 2013-06-13 Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication
US14/300,663 US9263518B2 (en) 2013-06-13 2014-06-10 Component, for example NMOS transistor, with active region with relaxed compression stresses, and fabrication method
US14/715,090 US20150255540A1 (en) 2013-06-13 2015-05-18 Component, for example nmos transistor, with active region with relaxed compression stresses, and fabrication method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1355476A FR3007198B1 (fr) 2013-06-13 2013-06-13 Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication

Publications (2)

Publication Number Publication Date
FR3007198A1 FR3007198A1 (fr) 2014-12-19
FR3007198B1 true FR3007198B1 (fr) 2015-06-19

Family

ID=49713123

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1355476A Expired - Fee Related FR3007198B1 (fr) 2013-06-13 2013-06-13 Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication

Country Status (2)

Country Link
US (2) US9263518B2 (fr)
FR (1) FR3007198B1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3007198B1 (fr) * 2013-06-13 2015-06-19 St Microelectronics Rousset Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication
FR3018139B1 (fr) 2014-02-28 2018-04-27 Stmicroelectronics (Rousset) Sas Circuit integre a composants, par exemple transistors nmos, a regions actives a contraintes en compression relachees
FR3021457B1 (fr) * 2014-05-21 2017-10-13 St Microelectronics Rousset Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et condensateur de decouplage associe
FR3025335B1 (fr) 2014-08-29 2016-09-23 Stmicroelectronics Rousset Procede de fabrication d'un circuit integre rendant plus difficile une retro-conception du circuit integre et circuit integre correspondant

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0799771B2 (ja) 1992-06-26 1995-10-25 インターナショナル・ビジネス・マシーンズ・コーポレイション 皮膜中の応力を制御する方法
US5783846A (en) 1995-09-22 1998-07-21 Hughes Electronics Corporation Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering
US7067406B2 (en) * 1997-03-31 2006-06-27 Intel Corporation Thermal conducting trench in a semiconductor structure and method for forming the same
US6924552B2 (en) 2002-10-21 2005-08-02 Hrl Laboratories, Llc Multilayered integrated circuit with extraneous conductive traces
JP2004165378A (ja) 2002-11-12 2004-06-10 Sharp Corp 半導体装置
US6979606B2 (en) 2002-11-22 2005-12-27 Hrl Laboratories, Llc Use of silicon block process step to camouflage a false transistor
JP4102334B2 (ja) * 2004-06-16 2008-06-18 株式会社東芝 半導体装置及びその製造方法
JP4994581B2 (ja) * 2004-06-29 2012-08-08 富士通セミコンダクター株式会社 半導体装置
US20070090417A1 (en) * 2005-10-26 2007-04-26 Chiaki Kudo Semiconductor device and method for fabricating the same
JP2007142276A (ja) * 2005-11-21 2007-06-07 Toshiba Corp 半導体装置及びその製造方法
US7888214B2 (en) 2005-12-13 2011-02-15 Globalfoundries Singapore Pte. Ltd. Selective stress relaxation of contact etch stop layer through layout design
JP4764160B2 (ja) 2005-12-21 2011-08-31 株式会社東芝 半導体装置
US8354726B2 (en) 2006-05-19 2013-01-15 Panasonic Corporation Semiconductor device and method for fabricating the same
JP2008028357A (ja) 2006-07-24 2008-02-07 Hynix Semiconductor Inc 半導体素子及びその製造方法
US7436030B2 (en) 2006-08-10 2008-10-14 International Business Machines Corporation Strained MOSFETs on separated silicon layers
US7482215B2 (en) 2006-08-30 2009-01-27 International Business Machines Corporation Self-aligned dual segment liner and method of manufacturing the same
US7442601B2 (en) 2006-09-18 2008-10-28 Advanced Micro Devices, Inc. Stress enhanced CMOS circuits and methods for their fabrication
JP2008091536A (ja) 2006-09-29 2008-04-17 Toshiba Corp 半導体装置及びその製造方法
US20080179638A1 (en) 2007-01-31 2008-07-31 International Business Machines Corporation Gap fill for underlapped dual stress liners
US7867893B2 (en) 2007-06-28 2011-01-11 International Business Machines Corporation Method of forming an SOI substrate contact
JP5666078B2 (ja) * 2007-07-27 2015-02-12 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． アンチヒューズ素子及びこれを有する半導体装置
US8044464B2 (en) 2007-09-21 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2009105279A (ja) 2007-10-24 2009-05-14 Fujitsu Microelectronics Ltd 半導体装置の製造方法及び半導体装置
US7727834B2 (en) 2008-02-14 2010-06-01 Toshiba America Electronic Components, Inc. Contact configuration and method in dual-stress liner semiconductor device
US7943961B2 (en) * 2008-03-13 2011-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. Strain bars in stressed layers of MOS devices
US7947606B2 (en) * 2008-05-29 2011-05-24 Infineon Technologies Ag Methods of forming conductive features and structures thereof
US20090309163A1 (en) 2008-06-11 2009-12-17 International Business Machines Corporation Method and structure for enhancing both nmosfet and pmosfet performance with a stressed film and discontinuity extending to underlying layer
US8125051B2 (en) * 2008-07-03 2012-02-28 Taiwan Semiconductor Manufacturing Company, Ltd. Device layout for gate last process
US8048752B2 (en) 2008-07-24 2011-11-01 Taiwan Semiconductor Manufacturing Company, Ltd. Spacer shape engineering for void-free gap-filling process
JP5691074B2 (ja) * 2008-08-20 2015-04-01 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US20100059823A1 (en) * 2008-09-10 2010-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive device for high-k metal gate technology and method of making
US8026131B2 (en) * 2008-12-23 2011-09-27 International Business Machines Corporation SOI radio frequency switch for reducing high frequency harmonics
JP5359518B2 (ja) 2009-04-24 2013-12-04 富士通セミコンダクター株式会社 半導体装置及びその製造方法
US9000534B2 (en) 2009-06-17 2015-04-07 Globalfoundries Inc. Method for forming and integrating metal gate transistors having self-aligned contacts and related structure
US8232179B2 (en) * 2009-10-01 2012-07-31 International Business Machines Corporation Method to improve wet etch budget in FEOL integration
JP5325125B2 (ja) 2010-01-07 2013-10-23 パナソニック株式会社 半導体装置
KR20110117326A (ko) * 2010-04-21 2011-10-27 매그나칩 반도체 유한회사 반도체 장치 및 그 제조방법
US8896087B2 (en) 2010-06-02 2014-11-25 Infineon Technologies Ag Shallow trench isolation area having buried capacitor
US8685818B2 (en) * 2010-06-25 2014-04-01 International Business Machines Corporation Method of forming a shallow trench isolation embedded polysilicon resistor
US8592281B2 (en) 2011-07-14 2013-11-26 Samsung Electronics Co., Ltd. Method of forming polysilicon resistor during replacement metal gate process and semiconductor device having same
JP2013062419A (ja) * 2011-09-14 2013-04-04 Toshiba Corp 半導体メモリ及びその製造方法
US8633549B2 (en) * 2011-10-06 2014-01-21 United Microelectronics Corp. Semiconductor device and fabrication method thereof
US8779526B2 (en) * 2011-10-28 2014-07-15 United Microelectronics Corp. Semiconductor device
US8847319B2 (en) * 2012-03-09 2014-09-30 Taiwan Semiconductor Manufacturing Company, Ltd. Dummy structure for multiple gate dielectric interface and methods
US8524556B1 (en) * 2012-03-14 2013-09-03 United Microelectronics Corp. Resistor and manufacturing method thereof
US8710593B2 (en) * 2012-04-12 2014-04-29 United Microelectronics Corp. Resistor and manufacturing method thereof
US20130277754A1 (en) * 2012-04-20 2013-10-24 Chia-Wen Liang Semiconductor Integrated Structure
JP2014038952A (ja) * 2012-08-17 2014-02-27 Fujitsu Semiconductor Ltd 半導体装置の製造方法
US9012966B2 (en) * 2012-11-21 2015-04-21 Qualcomm Incorporated Capacitor using middle of line (MOL) conductive layers
FR3007198B1 (fr) * 2013-06-13 2015-06-19 St Microelectronics Rousset Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication
US9728637B2 (en) * 2013-11-14 2017-08-08 Taiwan Semiconductor Manufacturing Co., Ltd. Mechanism for forming semiconductor device with gate
FR3018139B1 (fr) * 2014-02-28 2018-04-27 Stmicroelectronics (Rousset) Sas Circuit integre a composants, par exemple transistors nmos, a regions actives a contraintes en compression relachees

Also Published As

Publication number Publication date
US20140367784A1 (en) 2014-12-18
FR3007198A1 (fr) 2014-12-19
US9263518B2 (en) 2016-02-16
US20150255540A1 (en) 2015-09-10

Similar Documents

Publication Publication Date Title
EP3053185A4 (fr) Entretoises internes pour transistors à nanofils et leur procédé de fabrication
FR3014013B1 (fr) Procede de fabrication d'une piece en materiau sandwich et piece realisee suivant un tel procede
EP2945200A4 (fr) Réseau de transistor et son procédé de fabrication
BR112015021889A2 (pt) dispositivo implantável, conduto valvulado, método para fabricar um conduto valvulado e método para substituir um primeiro conduto valvulado
EP2960925A4 (fr) Substrat composite, dispositif semi-conducteur et procédé de fabrication de dispositif semi-conducteur
SG11201508899TA (en) Reflective mask blank, method for manufacturing reflective mask blank, reflective mask, and method for manufacturing semiconductor device
EP2960942A4 (fr) Transistor à couche mince et son procédé de fabrication et dispositif d'affichage associé
FR3032314B1 (fr) Actionneur de positionnement et procede de fabrication
EP3074161C0 (fr) Procédé et dispositif de fabrication générative d'au moins zone d'un élément structurel
EP3051583A4 (fr) Dispositif à semi-conducteurs et procédé de fabrication de ce dernier
HK1215425A1 (zh) 包裝、用於製造包裝的方法以及應用這種方法的模具
SG11201508901XA (en) Reflective mask blank and method for manufacturing same, reflective mask, and method for manufacturing semiconductor device
FR3007573B1 (fr) Declencheur et procede de fabrication d'un tel declencheur
EP2966736A4 (fr) Module de laser à semi-conducteur et procédé de production dudit module
EP3024018A4 (fr) Dispositif à semi-conducteurs, et procédé de fabrication de celui-ci
EP3026695A4 (fr) Méthode de fabrication de transistor bipolaire à grille isolée amélioré par injection
EP3342769A4 (fr) Composé organique, procédé de fabrication de celui-ci, matériau semi-conducteur organique contenant celui-ci, et transistor organique contenant celui-ci
EP3032587A4 (fr) Élément à semi-conducteur, son procédé de fabrication, et circuit intégré à semi-conducteur
EP2953171A4 (fr) Dispositif optique à semi-conducteurs et son procédé de fabrication
EP3179517A4 (fr) Transistor organique à effet de champ, procédé de production de cristal semiconducteur organique, et élément semiconducteur organique
FR3007807B1 (fr) Palier a roulement, notamment pour colonne de direction, et procede de fabrication associe
FR3007198B1 (fr) Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et procede de fabrication
EP3070751A4 (fr) Dispositif a semi-conducteur et son procédé de fabrication
FR3013500B1 (fr) Bobine de rogowski et procede de fabrication associe
EP3024017A4 (fr) Dispositif à semi-conducteurs et son procédé de fabrication

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

ST Notification of lapse

Effective date: 20220205