FR2686990A1 - Unite arithmetique ayant une operation d'accumulation. - Google Patents

Unite arithmetique ayant une operation d'accumulation. Download PDF

Info

Publication number
FR2686990A1
FR2686990A1 FR9300968A FR9300968A FR2686990A1 FR 2686990 A1 FR2686990 A1 FR 2686990A1 FR 9300968 A FR9300968 A FR 9300968A FR 9300968 A FR9300968 A FR 9300968A FR 2686990 A1 FR2686990 A1 FR 2686990A1
Authority
FR
France
Prior art keywords
recording means
input
bits
output
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR9300968A
Other languages
English (en)
French (fr)
Other versions
FR2686990B1 (en:Method
Inventor
Uramoto Schinichi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of FR2686990A1 publication Critical patent/FR2686990A1/fr
Application granted granted Critical
Publication of FR2686990B1 publication Critical patent/FR2686990B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/544—Indexing scheme relating to group G06F7/544
    • G06F2207/5442—Absolute difference

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
FR9300968A 1992-02-03 1993-01-29 Unite arithmetique ayant une operation d'accumulation. Granted FR2686990A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4047517A JPH05216624A (ja) 1992-02-03 1992-02-03 演算装置

Publications (2)

Publication Number Publication Date
FR2686990A1 true FR2686990A1 (fr) 1993-08-06
FR2686990B1 FR2686990B1 (en:Method) 1995-03-10

Family

ID=12777305

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9300968A Granted FR2686990A1 (fr) 1992-02-03 1993-01-29 Unite arithmetique ayant une operation d'accumulation.

Country Status (4)

Country Link
US (1) US5375079A (en:Method)
JP (1) JPH05216624A (en:Method)
DE (1) DE4302898C2 (en:Method)
FR (1) FR2686990A1 (en:Method)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2513139B2 (ja) * 1993-07-27 1996-07-03 日本電気株式会社 信号処理プロセッサ
US5519872A (en) * 1993-12-30 1996-05-21 Intel Corporation Fast address latch with automatic address incrementing
US5958001A (en) * 1994-03-31 1999-09-28 Motorola, Inc. Output-processing circuit for a neural network and method of using same
JPH0816364A (ja) * 1994-04-26 1996-01-19 Nec Corp カウンタ回路とそれを用いたマイクロプロセッサ
JP3620887B2 (ja) * 1995-03-24 2005-02-16 株式会社ルネサステクノロジ データ処理装置
US5691931A (en) * 1995-06-07 1997-11-25 Hitachi America, Ltd. Low power adder for accumulation
US5867413A (en) * 1995-10-17 1999-02-02 Hitachi Micro Systems, Inc. Fast method of floating-point multiplication and accumulation
US5928316A (en) * 1996-11-18 1999-07-27 Samsung Electronics Co., Ltd. Fused floating-point multiply-and-accumulate unit with carry correction
US6074725A (en) * 1997-12-10 2000-06-13 Caliper Technologies Corp. Fabrication of microfluidic circuits by printing techniques
JP3595449B2 (ja) * 1998-06-04 2004-12-02 Ｎｅｃエレクトロニクス株式会社 累積加算回路
US6591286B1 (en) * 2002-01-18 2003-07-08 Neomagic Corp. Pipelined carry-lookahead generation for a fast incrementer
JP2005011272A (ja) * 2003-06-23 2005-01-13 Oki Electric Ind Co Ltd 演算回路
US8620980B1 (en) 2005-09-27 2013-12-31 Altera Corporation Programmable device with specialized multiplier blocks
US8301681B1 (en) 2006-02-09 2012-10-30 Altera Corporation Specialized processing block for programmable logic device
US8266199B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8266198B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8041759B1 (en) 2006-02-09 2011-10-18 Altera Corporation Specialized processing block for programmable logic device
US8386550B1 (en) 2006-09-20 2013-02-26 Altera Corporation Method for configuring a finite impulse response filter in a programmable logic device
US8386553B1 (en) 2006-12-05 2013-02-26 Altera Corporation Large multiplier for programmable logic device
US7930336B2 (en) 2006-12-05 2011-04-19 Altera Corporation Large multiplier for programmable logic device
US8650231B1 (en) 2007-01-22 2014-02-11 Altera Corporation Configuring floating point operations in a programmable device
US8645450B1 (en) * 2007-03-02 2014-02-04 Altera Corporation Multiplier-accumulator circuitry and methods
US8959137B1 (en) 2008-02-20 2015-02-17 Altera Corporation Implementing large multipliers in a programmable integrated circuit device
US8307023B1 (en) 2008-10-10 2012-11-06 Altera Corporation DSP block for implementing large multiplier on a programmable integrated circuit device
US8468192B1 (en) 2009-03-03 2013-06-18 Altera Corporation Implementing multipliers in a programmable integrated circuit device
US8645449B1 (en) 2009-03-03 2014-02-04 Altera Corporation Combined floating point adder and subtractor
US8706790B1 (en) 2009-03-03 2014-04-22 Altera Corporation Implementing mixed-precision floating-point operations in a programmable integrated circuit device
US8650236B1 (en) 2009-08-04 2014-02-11 Altera Corporation High-rate interpolation or decimation filter in integrated circuit device
US8396914B1 (en) 2009-09-11 2013-03-12 Altera Corporation Matrix decomposition in an integrated circuit device
US8412756B1 (en) 2009-09-11 2013-04-02 Altera Corporation Multi-operand floating point operations in a programmable integrated circuit device
US8539016B1 (en) 2010-02-09 2013-09-17 Altera Corporation QR decomposition in an integrated circuit device
US8601044B2 (en) 2010-03-02 2013-12-03 Altera Corporation Discrete Fourier Transform in an integrated circuit device
US8484265B1 (en) 2010-03-04 2013-07-09 Altera Corporation Angular range reduction in an integrated circuit device
US8510354B1 (en) 2010-03-12 2013-08-13 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8539014B2 (en) 2010-03-25 2013-09-17 Altera Corporation Solving linear matrices in an integrated circuit device
US8862650B2 (en) 2010-06-25 2014-10-14 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8589463B2 (en) 2010-06-25 2013-11-19 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8577951B1 (en) 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
US8645451B2 (en) 2011-03-10 2014-02-04 Altera Corporation Double-clocked specialized processing block in an integrated circuit device
US9600278B1 (en) 2011-05-09 2017-03-21 Altera Corporation Programmable device using fixed and configurable logic to implement recursive trees
US8812576B1 (en) 2011-09-12 2014-08-19 Altera Corporation QR decomposition in an integrated circuit device
US9053045B1 (en) 2011-09-16 2015-06-09 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8949298B1 (en) 2011-09-16 2015-02-03 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8762443B1 (en) 2011-11-15 2014-06-24 Altera Corporation Matrix operations in an integrated circuit device
US8543634B1 (en) 2012-03-30 2013-09-24 Altera Corporation Specialized processing block for programmable integrated circuit device
US9098332B1 (en) 2012-06-01 2015-08-04 Altera Corporation Specialized processing block with fixed- and floating-point structures
US8996600B1 (en) 2012-08-03 2015-03-31 Altera Corporation Specialized processing block for implementing floating-point multiplier with subnormal operation support
US9207909B1 (en) 2012-11-26 2015-12-08 Altera Corporation Polynomial calculations optimized for programmable integrated circuit device structures
US9189200B1 (en) 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US9684488B2 (en) 2015-03-26 2017-06-20 Altera Corporation Combined adder and pre-adder for high-radix multiplier circuit
US10942706B2 (en) 2017-05-05 2021-03-09 Intel Corporation Implementation of floating-point trigonometric functions in an integrated circuit device
US11385864B2 (en) * 2019-07-02 2022-07-12 Facebook Technologies, Llc Counter based multiply-and-accumulate circuit for neural network

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2166483A5 (en:Method) * 1971-12-27 1973-08-17 Burroughs Corp
JPS5351936A (en) * 1976-10-22 1978-05-11 Hitachi Ltd High speed addition circuit
JPS58132861A (ja) * 1982-02-03 1983-08-08 Toshiba Corp 演算回路
EP0309348A1 (fr) * 1987-09-23 1989-03-29 France Telecom Dispositif d'addition et de multiplication binaire

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR716765A (fr) * 1931-05-08 1931-12-28 Porte-filières pour machines à tréfiler
JPS51113433A (en) * 1975-03-28 1976-10-06 Hitachi Ltd High speed adder
US4215416A (en) * 1978-03-22 1980-07-29 Trw Inc. Integrated multiplier-accumulator circuit with preloadable accumulator register
JPS54159831A (en) * 1978-06-07 1979-12-18 Fujitsu Ltd Adder and subtractor for numbers different in data length using counter circuit
JPS60140422A (ja) * 1983-12-28 1985-07-25 Nec Corp 演算処理装置
JPS62118436A (ja) * 1985-11-19 1987-05-29 Nec Corp 加算器
JPS6319933A (ja) * 1986-07-14 1988-01-27 Nec Corp 折り返し試験制御回路
JPH02178833A (ja) * 1988-12-29 1990-07-11 Fujitsu Ltd 異なるビット長のデータを加算する加算器
US5208770A (en) * 1989-05-30 1993-05-04 Fujitsu Limited Accumulation circuit having a round-off function
JPH0362125A (ja) * 1989-07-29 1991-03-18 Sharp Corp 加算回路
JP2993975B2 (ja) * 1989-08-23 1999-12-27 株式会社リコー 中央演算処理装置
JPH03136166A (ja) * 1989-10-23 1991-06-10 Nec Corp 演算回路

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2166483A5 (en:Method) * 1971-12-27 1973-08-17 Burroughs Corp
JPS5351936A (en) * 1976-10-22 1978-05-11 Hitachi Ltd High speed addition circuit
JPS58132861A (ja) * 1982-02-03 1983-08-08 Toshiba Corp 演算回路
EP0309348A1 (fr) * 1987-09-23 1989-03-29 France Telecom Dispositif d'addition et de multiplication binaire

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
"HIGH SPEED INCREMENTER", IBM TECHNICAL DISCLOSURE BULLETIN., vol. 32, no. 1, June 1989 (1989-06-01), NEW YORK US, pages 13 - 14, XP000033229 *
J. BÉRAUD ET AL.: "SUM OF ABSOLUTE VALUES UNDER CONTROL OF ALU SIGN BIT", IBM TECHNICAL DISCLOSURE BULLETIN., vol. 21, no. 3, August 1978 (1978-08-01), NEW YORK US, pages 1082 - 1083 *
K. WESTOWSKI: "Accumulating adder works with reversible counter", ELECTRONIC ENGINEERING, vol. 49, no. 588, February 1977 (1977-02-01), LONDON GB, pages 18 *
PATENT ABSTRACTS OF JAPAN vol. 2, no. 88 (E - 044) 19 July 1978 (1978-07-19) *
PATENT ABSTRACTS OF JAPAN vol. 7, no. 249 (P - 234) 5 November 1983 (1983-11-05) *

Also Published As

Publication number Publication date
US5375079A (en) 1994-12-20
DE4302898A1 (en) 1993-08-05
FR2686990B1 (en:Method) 1995-03-10
JPH05216624A (ja) 1993-08-27
DE4302898C2 (de) 1995-03-16

Similar Documents

Publication Publication Date Title
FR2686990A1 (fr) Unite arithmetique ayant une operation d'accumulation.
EP0712133B1 (fr) Procédé de lecture anticipée de mémoire à accès série et mémoire s'y rapportant
FR2689295A1 (fr) Mémoire morte programmable effaçable électriquement munie d'un circuit de contrôle et de correction d'erreur.
EP0436251A2 (fr) Système de codage de signaux numériques destinés à être transmis et/ou stockés et système de décodage correspondant
FR2554995A1 (fr) Procede de compression d'une succession d'informations numeriques et dispositif mettant en oeuvre ce procede
EP0262032B1 (fr) Additionneur binaire comportant un opérande fixé, et multiplieur binaire parallèle-série comprenant un tel additionneur
FR3075444A1 (fr) Systeme comportant une memoire adaptee a mettre en oeuvre des operations de calcul
EP3803574A1 (fr) Circuit de génération de facteurs de rotation pour processeur ntt
FR2724741A1 (fr) Circuit electronique de calcul modulaire dans un corps fini
EP0353826B1 (fr) Dispositif de codage statistique pour fournir des mots de code comportant un nombre variable d'éléments binaires
EP0849709B1 (fr) Processeur d'image digitale pour la compression/décompression d'images animées
EP0733977B1 (fr) Système informatique avec mémoires hiérarchisées
EP2269141A1 (fr) Procédé et dispositif de codage, système électronique et support d'enregistrement associés
EP0718755B1 (fr) Composant électronique capable notamment d'effectuer une division de deux nombres en base 4
FR2769435A1 (fr) Decodeur serie de reed-solomon synchronise avec un signal d'horloge de bits
EP0437127A1 (fr) Circuit décaleur avec générateur de bits de parité
EP0667680A1 (fr) Procédé et dispositif de quantification vectorielle d'un signal numérique, notamment appliqué à la compression d'images numériques
EP0849708A1 (fr) Processeur d'image digitale pour la compression/décompression d'images animées
EP1027643A1 (fr) Microprocesseur pipeline a saut conditionnel en un cycle d'horloge
FR2809835A1 (fr) Systeme et procede d'arrondissement base sur une selection pour des operations a virgule flottante
EP0715430B1 (fr) Système de transmission au moyen d'informations protégées par un code de gestion d'erreurs
EP0680015A1 (fr) Dispositif d'alimentation en pixels d'une série d'opérateurs d'un circuit de compression d'images mobiles
WO1992000571A1 (fr) Systeme de calcul neuronal
CA2359198C (fr) Unite de calcul pour l'execution d'un protocole cryptographique
FR2770661A1 (fr) Microprocesseur comprenant des moyens de concatenation de bits

Legal Events

Date Code Title Description
ST Notification of lapse