FR2676854B1 - Procede pour precharger des lignes d'entree/sortie d'un dispositif de memoire. - Google Patents

Procede pour precharger des lignes d'entree/sortie d'un dispositif de memoire.

Info

Publication number
FR2676854B1
FR2676854B1 FR9108804A FR9108804A FR2676854B1 FR 2676854 B1 FR2676854 B1 FR 2676854B1 FR 9108804 A FR9108804 A FR 9108804A FR 9108804 A FR9108804 A FR 9108804A FR 2676854 B1 FR2676854 B1 FR 2676854B1
Authority
FR
France
Prior art keywords
memory device
output lines
preloading
input
preloading input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR9108804A
Other languages
English (en)
Other versions
FR2676854A1 (fr
Inventor
Jehwan Yu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2676854A1 publication Critical patent/FR2676854A1/fr
Application granted granted Critical
Publication of FR2676854B1 publication Critical patent/FR2676854B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
FR9108804A 1991-05-24 1991-07-12 Procede pour precharger des lignes d'entree/sortie d'un dispositif de memoire. Expired - Lifetime FR2676854B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910008456A KR940001644B1 (ko) 1991-05-24 1991-05-24 메모리 장치의 입출력 라인 프리차아지 방법

Publications (2)

Publication Number Publication Date
FR2676854A1 FR2676854A1 (fr) 1992-11-27
FR2676854B1 true FR2676854B1 (fr) 1997-05-16

Family

ID=19314874

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9108804A Expired - Lifetime FR2676854B1 (fr) 1991-05-24 1991-07-12 Procede pour precharger des lignes d'entree/sortie d'un dispositif de memoire.

Country Status (7)

Country Link
US (1) US5262995A (fr)
JP (1) JP2601583B2 (fr)
KR (1) KR940001644B1 (fr)
DE (1) DE4124895C2 (fr)
FR (1) FR2676854B1 (fr)
GB (1) GB2256071B (fr)
IT (1) IT1251009B (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950009234B1 (ko) * 1992-02-19 1995-08-18 삼성전자주식회사 반도체 메모리장치의 비트라인 분리클럭 발생장치
KR960006271B1 (ko) * 1993-08-14 1996-05-13 삼성전자주식회사 고속동작을 위한 입출력라인구동방식을 가지는 반도체메모리장치
US5402379A (en) * 1993-08-31 1995-03-28 Sgs-Thomson Microelectronics, Inc. Precharge device for an integrated circuit internal bus
US5706237A (en) * 1996-10-08 1998-01-06 International Business Machines Corporation Self-restore circuit with soft error protection for dynamic logic circuits
TW419669B (en) * 1998-03-16 2001-01-21 Nippon Electric Co Semiconductor memory device
GB2338808B (en) * 1998-06-23 2002-02-27 Mitel Semiconductor Ltd Semiconductor memories
JP3447640B2 (ja) 1999-12-28 2003-09-16 日本電気株式会社 半導体記憶装置
KR100564569B1 (ko) * 2003-06-09 2006-03-28 삼성전자주식회사 셀 누설 전류에 강한 프리차지 제어 회로를 갖는 메모리장치 및 비트라인 프리차아지 방법

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61110394A (ja) * 1984-10-31 1986-05-28 Mitsubishi Electric Corp 半導体記憶装置
US4751680A (en) * 1986-03-03 1988-06-14 Motorola, Inc. Bit line equalization in a memory
KR890003488B1 (ko) * 1986-06-30 1989-09-22 삼성전자 주식회사 데이터 전송회로
JPS6376193A (ja) * 1986-09-19 1988-04-06 Fujitsu Ltd 半導体記憶装置
JPH07105137B2 (ja) * 1987-11-17 1995-11-13 日本電気株式会社 半導体メモリ
US4802129A (en) * 1987-12-03 1989-01-31 Motorola, Inc. RAM with dual precharge circuit and write recovery circuitry
JPH02146180A (ja) * 1988-11-28 1990-06-05 Nec Corp 半導体メモリ装置
US4996671A (en) * 1989-02-18 1991-02-26 Sony Corporation Semiconductor memory device
JPH0814989B2 (ja) * 1989-05-09 1996-02-14 日本電気株式会社 内部同期型スタティックｒａｍ
US5043945A (en) * 1989-09-05 1991-08-27 Motorola, Inc. Memory with improved bit line and write data line equalization
JP2607697B2 (ja) * 1989-09-20 1997-05-07 株式会社日立製作所 エレベータの制御装置
JP2825291B2 (ja) * 1989-11-13 1998-11-18 株式会社東芝 半導体記憶装置
JP2534786B2 (ja) * 1989-11-27 1996-09-18 株式会社東芝 半導体集積回路
US5036492A (en) * 1990-02-15 1991-07-30 Advanced Micro Devices, Inc. CMOS precharge and equalization circuit
JP2781080B2 (ja) * 1991-04-09 1998-07-30 三菱電機株式会社 ランダムアクセスメモリ

Also Published As

Publication number Publication date
DE4124895C2 (de) 1995-01-19
FR2676854A1 (fr) 1992-11-27
JP2601583B2 (ja) 1997-04-16
GB2256071B (en) 1995-08-02
DE4124895A1 (de) 1992-11-26
IT1251009B (it) 1995-04-28
KR920022306A (ko) 1992-12-19
GB9117858D0 (en) 1991-10-09
ITMI912251A1 (it) 1993-02-13
ITMI912251A0 (it) 1991-08-13
GB2256071A (en) 1992-11-25
JPH04349296A (ja) 1992-12-03
US5262995A (en) 1993-11-16
KR940001644B1 (ko) 1994-02-28

Similar Documents

Publication Publication Date Title
FR2663140B1 (fr) Procede et dispositif de commande pour la circulation d'information sequentielle.
FR2676294B1 (fr) Procede de verrouillage pour carte a memoire.
FR2670316B1 (fr) Procede de fabrication d'un dispositif de memoire morte a masque.
FR2672805B1 (fr) Dispositif de remplissage pour dispositif evaporateur d'anesthesique.
FR2707194B1 (fr) Dispositif pour l'enlèvement de copeaux.
FR2686170B1 (fr) Carte a memoire de masse pour microordinateur.
FR2658438B1 (fr) Dispositif de desobstruction pour canalisation, systeme contenant un tel dispositif et procede de desobstruction d'une canalisation a l'aide d'un tel systeme.
FR2675969B1 (fr) Procede et dispositif de codage-decodage d'un signal numerique.
FR2634047B1 (fr) Pilote d'amplificateur de lecture pour dispositif a memoire
FR2680380B1 (fr) Procede pour realiser un corps de fondation universel et dispositif pour mettre en óoeuvre ce procede.
FR2676854B1 (fr) Procede pour precharger des lignes d'entree/sortie d'un dispositif de memoire.
FR2687003B1 (fr) Circuit de sortie de donnees pour un dispositif de memoire a semi-conducteur.
FR2666424B1 (fr) Procede et dispositif de reglage des signaux d'horloge dans un systeme synchrone.
FR2672402B1 (fr) Procede et dispositif pour la generation de nombres pseudo-aleatoires uniques.
FR2611972B1 (fr) Procede d'adressage d'elements redondants d'une memoire integree et dispositif permettant de mettre en oeuvre le procede
FR2668432B1 (fr) Procede et dispositif de commande d'un appui-tete.
FR2679159B1 (fr) Procede d'hydroformage et dispositif pour le mettre en óoeuvre.
FR2699612B1 (fr) Procede et dispositif de liaison par piece d'accouplement.
FR2681160B1 (fr) Dispositif d'entree ou de sortie, notamment pour automate programmable.
FR2679359B1 (fr) Procede et dispositif d'aide a la navigation et d'anti-collision pour aeronef.
FR2665542B1 (fr) Procede de mise en óoeuvre d'une memoire tampon permettant de produire un schema de declenchement et appareil de memorisation tampon associe.
FR2692070B1 (fr) Procede et dispositif de synthese vocale a vitesse variable.
FR2730436B1 (fr) Procede et dispositif pour le dessablage d'une piece de fonderie
FR2683659B1 (fr) Dispositif de support a l'epaule pour violon.
FR2714174B1 (fr) Dispositif pour l'exploitation d'un signal.