FR2455361A1 - Procede pour fabriquer un transistor a effet de champ a porte isolee et transistor fabrique a l'aide d'un tel procede - Google Patents

Procede pour fabriquer un transistor a effet de champ a porte isolee et transistor fabrique a l'aide d'un tel procede

Info

Publication number
FR2455361A1
FR2455361A1 FR8008773A FR8008773A FR2455361A1 FR 2455361 A1 FR2455361 A1 FR 2455361A1 FR 8008773 A FR8008773 A FR 8008773A FR 8008773 A FR8008773 A FR 8008773A FR 2455361 A1 FR2455361 A1 FR 2455361A1
Authority
FR
France
Prior art keywords
mask
nitride
oxidation
application
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR8008773A
Other languages
English (en)
French (fr)
Other versions
FR2455361B1 (enExample
Inventor
Pieter Johannes Wilhel Jochems
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of FR2455361A1 publication Critical patent/FR2455361A1/fr
Application granted granted Critical
Publication of FR2455361B1 publication Critical patent/FR2455361B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01Manufacture or treatment
    • H10W10/011Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0125Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
    • H10W10/0126Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/13Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/911Differential oxidation and etching

Landscapes

  • Junction Field-Effect Transistors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Local Oxidation Of Silicon (AREA)
FR8008773A 1979-04-23 1980-04-18 Procede pour fabriquer un transistor a effet de champ a porte isolee et transistor fabrique a l'aide d'un tel procede Granted FR2455361A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7903158A NL7903158A (nl) 1979-04-23 1979-04-23 Werkwijze voor het vervaardigen van een veldeffekt- transistor met geisoleerde poortelektrode, en transistor vervaardigd door toepassing van een derge- lijke werkwijze.

Publications (2)

Publication Number Publication Date
FR2455361A1 true FR2455361A1 (fr) 1980-11-21
FR2455361B1 FR2455361B1 (enExample) 1983-04-29

Family

ID=19833027

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8008773A Granted FR2455361A1 (fr) 1979-04-23 1980-04-18 Procede pour fabriquer un transistor a effet de champ a porte isolee et transistor fabrique a l'aide d'un tel procede

Country Status (10)

Country Link
US (1) US4343079A (enExample)
JP (1) JPS55141758A (enExample)
AU (1) AU537858B2 (enExample)
CA (1) CA1146675A (enExample)
CH (1) CH653482A5 (enExample)
DE (1) DE3015101A1 (enExample)
FR (1) FR2455361A1 (enExample)
GB (1) GB2047961B (enExample)
IT (1) IT1140878B (enExample)
NL (1) NL7903158A (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5252505A (en) * 1979-05-25 1993-10-12 Hitachi, Ltd. Method for manufacturing a semiconductor device
JPS55156370A (en) * 1979-05-25 1980-12-05 Hitachi Ltd Manufacture of semiconductor device
JPS60106142A (ja) * 1983-11-15 1985-06-11 Nec Corp 半導体素子の製造方法
US4675982A (en) * 1985-10-31 1987-06-30 International Business Machines Corporation Method of making self-aligned recessed oxide isolation regions
IL106513A (en) 1992-07-31 1997-03-18 Hughes Aircraft Co Integrated circuit security system and method with implanted interconnections
US5973375A (en) * 1997-06-06 1999-10-26 Hughes Electronics Corporation Camouflaged circuit structure with step implants

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2094036A1 (enExample) * 1970-06-04 1972-02-04 Philips Nv
FR2130397A1 (enExample) * 1971-03-17 1972-11-03 Philips Nv
FR2154778A1 (enExample) * 1971-10-02 1973-05-11 Philips Nv
US3825455A (en) * 1971-03-19 1974-07-23 Nippon Electric Co Method of producing insulated-gate field-effect semiconductor device having a channel stopper region

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3698966A (en) * 1970-02-26 1972-10-17 North American Rockwell Processes using a masking layer for producing field effect devices having oxide isolation
FR2134290B1 (enExample) * 1971-04-30 1977-03-18 Texas Instruments France
US4023195A (en) * 1974-10-23 1977-05-10 Smc Microsystems Corporation MOS field-effect transistor structure with mesa-like contact and gate areas and selectively deeper junctions
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process
JPS52131483A (en) * 1976-04-28 1977-11-04 Hitachi Ltd Mis-type semiconductor device
NL185376C (nl) * 1976-10-25 1990-03-16 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
JPS53123661A (en) * 1977-04-04 1978-10-28 Mitsubishi Electric Corp Manufacture of semiconductor device
JPS53123678A (en) * 1977-04-04 1978-10-28 Nec Corp Manufacture of field effect semiconductor device of insulation gate type
JPS53144280A (en) * 1977-05-23 1978-12-15 Hitachi Ltd Mis semiconductor device
US4268950A (en) * 1978-06-05 1981-05-26 Texas Instruments Incorporated Post-metal ion implant programmable MOS read only memory
US4168999A (en) * 1978-12-26 1979-09-25 Fairchild Camera And Instrument Corporation Method for forming oxide isolated integrated injection logic semiconductor structures having minimal encroachment utilizing special masking techniques

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2094036A1 (enExample) * 1970-06-04 1972-02-04 Philips Nv
FR2130397A1 (enExample) * 1971-03-17 1972-11-03 Philips Nv
US3825455A (en) * 1971-03-19 1974-07-23 Nippon Electric Co Method of producing insulated-gate field-effect semiconductor device having a channel stopper region
FR2154778A1 (enExample) * 1971-10-02 1973-05-11 Philips Nv

Also Published As

Publication number Publication date
FR2455361B1 (enExample) 1983-04-29
IT1140878B (it) 1986-10-10
NL7903158A (nl) 1980-10-27
DE3015101C2 (enExample) 1990-03-29
AU5765180A (en) 1980-10-30
CH653482A5 (de) 1985-12-31
CA1146675A (en) 1983-05-17
DE3015101A1 (de) 1980-11-06
IT8021514A0 (it) 1980-04-18
US4343079A (en) 1982-08-10
AU537858B2 (en) 1984-07-19
JPS55141758A (en) 1980-11-05
GB2047961A (en) 1980-12-03
GB2047961B (en) 1983-08-03

Similar Documents

Publication Publication Date Title
FR2455361A1 (fr) Procede pour fabriquer un transistor a effet de champ a porte isolee et transistor fabrique a l'aide d'un tel procede
US4782031A (en) Method of making GaAs MOSFET with low source resistance yet having satisfactory leakage current by ion-implantation
FR2455799A1 (fr) Transistor a effet de champ a electrode de grille isolee et procede pour la fabrication de ce transistor
IE852964L (en) Trench transistor
FR2443744A1 (fr) Procede de fabrication d'un transistor a effet de champ a porte a barriere de schottky
FR2446540A1 (fr) Dispositif semi-conducteur tres petit, notamment transistor pour circuits integres et procede pour le fabriquer
FR2396415A1 (fr) Transistor a effet de champ a canal de longueur extremement courte
KR940004809A (ko) 반도체 장치의 마스크롬 제조방법
JPS5623781A (en) Semiconductor device
DE19626787B4 (de) Herstellungsverfahren einer Halbleitervorrichtung
JPS5626470A (en) Field-effect transistor manufacturing process
KR910007379B1 (ko) 반도체장치와 그 제조방법
JPS5619671A (en) Manufacture of insulated gate type field effect transistor
JPS63124762U (enExample)
JPS5640280A (en) Mos transistor
FR2415880A1 (fr) Procede pour fabriquer des transistors mos
JPS55105381A (en) Manufacture of schottky barrier field-effect transistor
JPS622665A (ja) 半導体装置及びその製造方法
KR890011112A (ko) 모스트랜지스터 제조방법
FR3144406B1 (fr) Dispositif microelectronique fet comprenant d’importantes surfaces de contact entre le canal de conduction et les regions de source et drain
JPS6428870A (en) Manufacture of field-effect transistor
JPS6442862A (en) Manufacture of high-withstand voltage mos semiconductor device
JPS5651873A (en) Mos transistor
JPS6239833B2 (enExample)
JPS6240776A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
ST Notification of lapse