|
JPS5789154A
(en)
*
|
1980-11-25 |
1982-06-03 |
Nec Corp |
Logical integrated circuit
|
|
US4546273A
(en)
*
|
1983-01-11 |
1985-10-08 |
Burroughs Corporation |
Dynamic re-programmable PLA
|
|
US4562427A
(en)
*
|
1983-01-28 |
1985-12-31 |
Ncr Corporation |
System and method for stabilizing asynchronous state machines
|
|
US4551838A
(en)
*
|
1983-06-20 |
1985-11-05 |
At&T Bell Laboratories |
Self-testing digital circuits
|
|
US5007018A
(en)
*
|
1983-11-10 |
1991-04-09 |
General Signal Corp. |
Vital processor implemented with non-vital hardware
|
|
USRE34363E
(en)
*
|
1984-03-12 |
1993-08-31 |
Xilinx, Inc. |
Configurable electrical circuit having configurable logic elements and configurable interconnects
|
|
US4870302A
(en)
*
|
1984-03-12 |
1989-09-26 |
Xilinx, Inc. |
Configurable electrical circuit having configurable logic elements and configurable interconnects
|
|
US4617479B1
(en)
*
|
1984-05-03 |
1993-09-21 |
Altera Semiconductor Corp. |
Programmable logic array device using eprom technology
|
|
JPH073865B2
(ja)
*
|
1984-08-07 |
1995-01-18 |
富士通株式会社 |
半導体集積回路及び半導体集積回路の試験方法
|
|
GB8432458D0
(en)
*
|
1984-12-21 |
1985-02-06 |
Plessey Co Plc |
Integrated circuits
|
|
US5225719A
(en)
*
|
1985-03-29 |
1993-07-06 |
Advanced Micro Devices, Inc. |
Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix
|
|
US4742252A
(en)
*
|
1985-03-29 |
1988-05-03 |
Advanced Micro Devices, Inc. |
Multiple array customizable logic device
|
|
US4763020B1
(en)
*
|
1985-09-06 |
1997-07-08 |
Ricoh Kk |
Programmable logic device having plural programmable function cells
|
|
US4710927A
(en)
*
|
1986-07-24 |
1987-12-01 |
Integrated Device Technology, Inc. |
Diagnostic circuit
|
|
US5477165A
(en)
*
|
1986-09-19 |
1995-12-19 |
Actel Corporation |
Programmable logic module and architecture for field programmable gate array device
|
|
US4768196A
(en)
*
|
1986-10-28 |
1988-08-30 |
Silc Technologies, Inc. |
Programmable logic array
|
|
GB8626517D0
(en)
*
|
1986-11-06 |
1986-12-10 |
Int Computers Ltd |
Testing programmable logic arrays
|
|
GB8626516D0
(en)
*
|
1986-11-06 |
1986-12-10 |
Int Computers Ltd |
Testing programmable logic arrays
|
|
US4734921A
(en)
*
|
1986-11-25 |
1988-03-29 |
Grumman Aerospace Corporation |
Fully programmable linear feedback shift register
|
|
JPH0682146B2
(ja)
*
|
1986-12-22 |
1994-10-19 |
日本電気株式会社 |
スキヤンパス方式の論理集積回路
|
|
US4786829A
(en)
*
|
1987-02-24 |
1988-11-22 |
Letcher John H |
Latched fedback memory finite-state-engine
|
|
US4831623A
(en)
*
|
1987-07-16 |
1989-05-16 |
Raytheon Company |
Swap scan testing of digital logic
|
|
KR950009681B1
(ko)
*
|
1988-06-30 |
1995-08-26 |
금성일렉트론주식회사 |
순서 선택 우선의 임의/순서 선택회로
|
|
US4937475B1
(en)
*
|
1988-09-19 |
1994-03-29 |
Massachusetts Inst Technology |
Laser programmable integrated circuit
|
|
US4959832A
(en)
*
|
1988-12-09 |
1990-09-25 |
International Business Machines |
Parallel pseudorandom pattern generator with varying phase shift
|
|
US4940909A
(en)
*
|
1989-05-12 |
1990-07-10 |
Plus Logic, Inc. |
Configuration control circuit for programmable logic devices
|
|
US5023875A
(en)
*
|
1989-05-26 |
1991-06-11 |
Hughes Aircraft Company |
Interlaced scan fault detection system
|
|
US5048021A
(en)
*
|
1989-08-28 |
1991-09-10 |
At&T Bell Laboratories |
Method and apparatus for generating control signals
|
|
EP0418417A1
(de)
*
|
1989-09-21 |
1991-03-27 |
Siemens Aktiengesellschaft |
Schaltungsanordnung zur Generierung kombinatorischer binärer Logik mit Multiplexern und Invertern
|
|
JPH081457B2
(ja)
*
|
1989-09-29 |
1996-01-10 |
株式会社東芝 |
ディジタル集積回路におけるテスト容易化回路
|
|
FR2653913B1
(fr)
*
|
1989-10-31 |
1992-01-03 |
Sgs Thomson Microelectronics |
Systeme de test d'un microprocesseur.
|
|
US5023485A
(en)
*
|
1989-12-04 |
1991-06-11 |
Texas Instruments Incorporated |
Method and circuitry for testing a programmable logic device
|
|
JPH04140677A
(ja)
*
|
1990-10-01 |
1992-05-14 |
Toshiba Corp |
半導体集積回路
|
|
US5202625A
(en)
*
|
1991-07-03 |
1993-04-13 |
Hughes Aircraft Company |
Method of testing interconnections in digital systems by the use of bidirectional drivers
|
|
US5323400A
(en)
*
|
1991-09-09 |
1994-06-21 |
Northern Telecom Limited |
Scan cell for weighted random pattern generation and method for its operation
|
|
US5198760A
(en)
*
|
1991-09-30 |
1993-03-30 |
Hughes Aircraft Company |
Method by which to detect direction of current flow in outputs of integrated circuits
|
|
US5377197A
(en)
*
|
1992-02-24 |
1994-12-27 |
University Of Illinois |
Method for automatically generating test vectors for digital integrated circuits
|
|
US5694327A
(en)
*
|
1992-09-02 |
1997-12-02 |
Texas Instruments Incorporated |
Asynchronous state machine attribute compeller
|
|
EP0620518B1
(en)
*
|
1993-04-06 |
1999-10-06 |
Hewlett-Packard Company |
Methods and apparatus for generating linear-feedback-shift-register sequences
|
|
US5450414A
(en)
*
|
1993-05-17 |
1995-09-12 |
At&T Corp. |
Partial-scan built-in self-testing circuit having improved testability
|
|
TW222725B
(en)
*
|
1993-07-09 |
1994-04-21 |
Philips Electronics Nv |
Testing sequential logic circuit upon changing into combinatorial logic circuit
|
|
US5625825A
(en)
*
|
1993-10-21 |
1997-04-29 |
Lsi Logic Corporation |
Random number generating apparatus for an interface unit of a carrier sense with multiple access and collision detect (CSMA/CD) ethernet data network
|
|
US5448525A
(en)
*
|
1994-03-10 |
1995-09-05 |
Intel Corporation |
Apparatus for configuring a subset of an integrated circuit having boundary scan circuitry connected in series and a method thereof
|
|
JP2581018B2
(ja)
*
|
1994-09-12 |
1997-02-12 |
日本電気株式会社 |
データ処理装置
|
|
US5488318A
(en)
*
|
1994-10-04 |
1996-01-30 |
Texas Instruments |
Multifunction register
|
|
US5502402A
(en)
*
|
1995-01-05 |
1996-03-26 |
Texas Instruments Incorporated |
FPGA architecture based on a single configurable logic module
|
|
US5821773A
(en)
*
|
1995-09-06 |
1998-10-13 |
Altera Corporation |
Look-up table based logic element with complete permutability of the inputs to the secondary signals
|
|
US5869979A
(en)
*
|
1996-04-05 |
1999-02-09 |
Altera Corporation |
Technique for preconditioning I/Os during reconfiguration
|
|
JP2842389B2
(ja)
*
|
1996-07-11 |
1999-01-06 |
日本電気株式会社 |
乱数発生装置
|
|
US6201870B1
(en)
|
1997-03-20 |
2001-03-13 |
Massachusetts Institue Of Technology |
Pseudorandom noise sequence generator
|
|
TW384474B
(en)
*
|
1997-03-21 |
2000-03-11 |
Koninkl Philips Electronics Nv |
IDDQ testable programmable logic arrays
|
|
US5944845A
(en)
*
|
1997-06-26 |
1999-08-31 |
Micron Technology, Inc. |
Circuit and method to prevent inadvertent test mode entry
|
|
US6334199B1
(en)
*
|
1998-01-28 |
2001-12-25 |
Nec Corporation |
Method of generating test patterns for a logic circuit, a system performing the method, and a computer readable medium instructing the system to perform the method
|
|
US7493540B1
(en)
|
1999-11-23 |
2009-02-17 |
Jansuz Rajski |
Continuous application and decompression of test patterns to a circuit-under-test
|
|
US6327687B1
(en)
|
1999-11-23 |
2001-12-04 |
Janusz Rajski |
Test pattern compression for an integrated circuit test environment
|
|
US6684358B1
(en)
*
|
1999-11-23 |
2004-01-27 |
Janusz Rajski |
Decompressor/PRPG for applying pseudo-random and deterministic test patterns
|
|
US9664739B2
(en)
|
1999-11-23 |
2017-05-30 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns and selective compaction of test responses
|
|
US6874109B1
(en)
*
|
1999-11-23 |
2005-03-29 |
Janusz Rajski |
Phase shifter with reduced linear dependency
|
|
US6557129B1
(en)
|
1999-11-23 |
2003-04-29 |
Janusz Rajski |
Method and apparatus for selectively compacting test responses
|
|
US8533547B2
(en)
*
|
1999-11-23 |
2013-09-10 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns and selective compaction of test responses
|
|
US6353842B1
(en)
*
|
1999-11-23 |
2002-03-05 |
Janusz Rajski |
Method for synthesizing linear finite state machines
|
|
JP3845016B2
(ja)
*
|
1999-11-23 |
2006-11-15 |
メンター・グラフィクス・コーポレーション |
テスト中回路技術分野へのテストパターンの連続的な適用およびデコンプレッション
|
|
US9134370B2
(en)
|
1999-11-23 |
2015-09-15 |
Mentor Graphics Corporation |
Continuous application and decompression of test patterns and selective compaction of test responses
|
|
DE10039004A1
(de)
*
|
2000-08-10 |
2002-02-21 |
Philips Corp Intellectual Pty |
Anordnung zum Testen eines integrierten Schaltkreises
|
|
US6782501B2
(en)
*
|
2001-01-23 |
2004-08-24 |
Cadence Design Systems, Inc. |
System for reducing test data volume in the testing of logic products
|
|
US6999984B2
(en)
*
|
2001-05-02 |
2006-02-14 |
Intel Corporation |
Modification to reconfigurable functional unit in a reconfigurable chip to perform linear feedback shift register function
|
|
US7509550B2
(en)
*
|
2003-02-13 |
2009-03-24 |
Janusz Rajski |
Fault diagnosis of compressed test responses
|
|
US7437640B2
(en)
*
|
2003-02-13 |
2008-10-14 |
Janusz Rajski |
Fault diagnosis of compressed test responses having one or more unknown states
|
|
ATE532133T1
(de)
|
2003-02-13 |
2011-11-15 |
Mentor Graphics Corp |
Komprimieren von testantworten unter verwendung eines kompaktors
|
|
US7302624B2
(en)
*
|
2003-02-13 |
2007-11-27 |
Janusz Rajski |
Adaptive fault diagnosis of compressed test responses
|
|
JP2005134180A
(ja)
*
|
2003-10-29 |
2005-05-26 |
Nec Electronics Corp |
スキャンテスト方法、集積回路及びスキャンテスト回路
|
