FR2420170A1 - Dispositif de lecture et d'ecriture dans une memoire d'un systeme de traitement de donnees - Google Patents

Dispositif de lecture et d'ecriture dans une memoire d'un systeme de traitement de donnees

Info

Publication number
FR2420170A1
FR2420170A1 FR7903173A FR7903173A FR2420170A1 FR 2420170 A1 FR2420170 A1 FR 2420170A1 FR 7903173 A FR7903173 A FR 7903173A FR 7903173 A FR7903173 A FR 7903173A FR 2420170 A1 FR2420170 A1 FR 2420170A1
Authority
FR
France
Prior art keywords
memory
reading
data processing
processing system
writing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
FR7903173A
Other languages
English (en)
French (fr)
Inventor
Darryl S Jones
Donald W Larkin
Carleton E Werve
Michael F Toner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2420170A1 publication Critical patent/FR2420170A1/fr
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
FR7903173A 1978-03-16 1979-02-01 Dispositif de lecture et d'ecriture dans une memoire d'un systeme de traitement de donnees Pending FR2420170A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/887,092 US4404647A (en) 1978-03-16 1978-03-16 Dynamic array error recovery

Publications (1)

Publication Number Publication Date
FR2420170A1 true FR2420170A1 (fr) 1979-10-12

Family

ID=25390442

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7903173A Pending FR2420170A1 (fr) 1978-03-16 1979-02-01 Dispositif de lecture et d'ecriture dans une memoire d'un systeme de traitement de donnees

Country Status (6)

Country Link
US (1) US4404647A (cg-RX-API-DMAC7.html)
JP (1) JPS54124941A (cg-RX-API-DMAC7.html)
DE (1) DE2907333A1 (cg-RX-API-DMAC7.html)
FR (1) FR2420170A1 (cg-RX-API-DMAC7.html)
GB (1) GB2016759A (cg-RX-API-DMAC7.html)
IT (1) IT1164984B (cg-RX-API-DMAC7.html)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3012159C2 (de) * 1980-03-26 1982-09-02 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Anordnung zur gesicherten Datenausgabe
DE3133304A1 (de) * 1981-08-22 1983-03-03 Robert Bosch Gmbh, 7000 Stuttgart Verfahren zur erhoehung der zuverlaessigkeit von halbleiterspeichern in kraftfahrzeugen
US4408305A (en) * 1981-09-28 1983-10-04 Motorola, Inc. Memory with permanent array division capability
JPS5883396A (ja) * 1981-11-11 1983-05-19 Toshiba Corp デ−タ処理装置
CA1206619A (en) * 1982-01-29 1986-06-24 Frank T. Check, Jr. Electronic postage meter having redundant memory
JPS60179860A (ja) * 1984-02-27 1985-09-13 Fuji Electric Co Ltd 記憶装置の切換制御方式
GB2172722B (en) * 1985-03-22 1989-06-28 United Technologies Corp Backup control system (bucs)
US5072368A (en) * 1985-10-31 1991-12-10 International Business Machines Corporation Immediate duplication of I/O requests on a record by record basis by a computer operating system
US4774712A (en) * 1986-10-01 1988-09-27 International Business Machines Corporation Redundant storage device having address determined by parity of lower address bits
JPS63245529A (ja) * 1987-03-31 1988-10-12 Toshiba Corp レジスタ退避復元装置
US5175839A (en) * 1987-12-24 1992-12-29 Fujitsu Limited Storage control system in a computer system for double-writing
JPH0683716A (ja) * 1992-09-01 1994-03-25 Rohm Co Ltd 電気的書換可能型不揮発メモリ
JPH07175102A (ja) * 1993-12-21 1995-07-14 Seikosha Co Ltd カメラのデータ処理装置
JPH08286980A (ja) * 1995-04-14 1996-11-01 Kofu Nippon Denki Kk Ｆｗを用いた情報処理装置及び情報処理装置のｆｗ登録 方法
US5758057A (en) * 1995-06-21 1998-05-26 Mitsubishi Denki Kabushiki Kaisha Multi-media storage system
DE19534783A1 (de) * 1995-09-19 1996-11-14 Siemens Ag Verfahren zum Selbsttest eines Mikrocontrollers
US5611042A (en) * 1995-10-10 1997-03-11 Lordi; Angela L. Data error detection and correction for a shared SRAM
JPH10287027A (ja) * 1997-02-14 1998-10-27 Canon Inc プリンタ装置及びプリンタ装置における情報の保護方法
JP3674227B2 (ja) * 1997-03-14 2005-07-20 株式会社日立製作所 可搬メディアを収納する記憶装置
US6381708B1 (en) 1998-04-28 2002-04-30 Micron Technology, Inc. Method for decoding addresses for a defective memory array
US6381707B1 (en) * 1998-04-28 2002-04-30 Micron Technology, Inc. System for decoding addresses for a defective memory array
US6804819B1 (en) 2000-09-18 2004-10-12 Hewlett-Packard Development Company, L.P. Method, system, and computer program product for a data propagation platform and applications of same
US7386610B1 (en) 2000-09-18 2008-06-10 Hewlett-Packard Development Company, L.P. Internet protocol data mirroring
US6977927B1 (en) 2000-09-18 2005-12-20 Hewlett-Packard Development Company, L.P. Method and system of allocating storage resources in a storage area network
US6606690B2 (en) 2001-02-20 2003-08-12 Hewlett-Packard Development Company, L.P. System and method for accessing a storage area network as network attached storage
US7870471B2 (en) * 2007-01-31 2011-01-11 Sandisk 3D Llc Methods and apparatus for employing redundant arrays to configure non-volatile memory
US7870472B2 (en) * 2007-01-31 2011-01-11 Sandisk 3D Llc Methods and apparatus for employing redundant arrays to configure non-volatile memory
US9195459B2 (en) * 2013-04-26 2015-11-24 Min-Sung Tseng Simultaneously accessible memory device and method for using the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1250084A (cg-RX-API-DMAC7.html) * 1968-12-16 1971-10-20
US3668644A (en) * 1970-02-09 1972-06-06 Burroughs Corp Failsafe memory system

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3387276A (en) * 1965-08-13 1968-06-04 Sperry Rand Corp Off-line memory test
US3623019A (en) * 1969-11-26 1971-11-23 Bell Telephone Labor Inc Programmed time-out monitoring arrangement using map timing
US3629842A (en) * 1970-04-30 1971-12-21 Bell Telephone Labor Inc Multiple memory-accessing system
US3681757A (en) * 1970-06-10 1972-08-01 Cogar Corp System for utilizing data storage chips which contain operating and non-operating storage cells
GB1425173A (en) * 1972-05-03 1976-02-18 Gen Electric Co Ltd Data processing systems
US3755791A (en) * 1972-06-01 1973-08-28 Ibm Memory system with temporary or permanent substitution of cells for defective cells
US3889237A (en) * 1973-11-16 1975-06-10 Sperry Rand Corp Common storage controller for dual processor system
US4010450A (en) * 1975-03-26 1977-03-01 Honeywell Information Systems, Inc. Fail soft memory
JPS51127626A (en) * 1975-04-30 1976-11-06 Hitachi Ltd Information processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1250084A (cg-RX-API-DMAC7.html) * 1968-12-16 1971-10-20
US3668644A (en) * 1970-02-09 1972-06-06 Burroughs Corp Failsafe memory system

Also Published As

Publication number Publication date
US4404647A (en) 1983-09-13
IT1164984B (it) 1987-04-22
GB2016759A (en) 1979-09-26
JPS54124941A (en) 1979-09-28
DE2907333C2 (cg-RX-API-DMAC7.html) 1988-09-15
IT7920568A0 (it) 1979-02-27
DE2907333A1 (de) 1979-09-27

Similar Documents

Publication Publication Date Title
FR2420170A1 (fr) Dispositif de lecture et d'ecriture dans une memoire d'un systeme de traitement de donnees
FR2389967A1 (cg-RX-API-DMAC7.html)
FR2373830A1 (fr) Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application
FR2371747A1 (fr) Dispositif de regeneration de memoire dans un systeme de traitement de donnees
FR2407524A1 (fr) Dispositif de transfert de signaux de donnees entre deux processeurs de commande
KR910012924A (ko) 다중 소오스로부터 독립적으로 발생하는 에러를 선택적으로 잡아내기 위한 버스 모니터
KR870003511A (ko) 코드 에러 정정 방법
KR850003610A (ko) 반도체 메모리 장치
FR2357036A1 (fr) Memoire du type " premier entre, premier sorti " et ses circuits de commande
FR2374690A1 (fr) Dispositif de controle de parite pour detecter les defaillances de lignes de mots dans une memoire d'un systeme de traitement de donnees
KR890006054A (ko) 화상처리장치
KR900013621A (ko) 반도체장치
ES8405178A1 (es) Sistema de procesado de datos.
KR880008237A (ko) 디지탈 신호의 시간축 보정장치
KR900014998A (ko) 고장 방지 컴퓨터 메모리 시스템
KR890008823A (ko) 직렬 메모리 장치
FR2445557A1 (fr) Dispositif de transfert de donnees
KR900008384A (ko) 하드웨어 소터유니트 및 그의 에러수집방법
SU1297117A1 (ru) Оперативное запоминающее устройство с обнаружением ошибок
SU1615724A1 (ru) Устройство дл контрол двоичного кода на четность
Vinogradov et al. Multi-parameter recording system on the basis of an analyzer and a distant digital computer operating in the interruption regime
ATE137896T1 (de) Gerät zum empfang von daten
SU436348A1 (cg-RX-API-DMAC7.html)
SU1425787A1 (ru) Запоминающее устройство с обнаружением ошибок
SU1471195A1 (ru) Устройство дл отладки программ