FR2373830A1 - Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application - Google Patents

Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application

Info

Publication number
FR2373830A1
FR2373830A1 FR7731850A FR7731850A FR2373830A1 FR 2373830 A1 FR2373830 A1 FR 2373830A1 FR 7731850 A FR7731850 A FR 7731850A FR 7731850 A FR7731850 A FR 7731850A FR 2373830 A1 FR2373830 A1 FR 2373830A1
Authority
FR
France
Prior art keywords
application
memory device
associative
per page
addressing system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7731850A
Other languages
English (en)
French (fr)
Other versions
FR2373830B1 (enExample
Inventor
Richard E Matick
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2373830A1 publication Critical patent/FR2373830A1/fr
Application granted granted Critical
Publication of FR2373830B1 publication Critical patent/FR2373830B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1063—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently virtually addressed
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR7731850A 1976-11-29 1977-10-14 Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application Granted FR2373830A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/746,033 US4084230A (en) 1976-11-29 1976-11-29 Hybrid semiconductor memory with on-chip associative page addressing, page replacement and control

Publications (2)

Publication Number Publication Date
FR2373830A1 true FR2373830A1 (fr) 1978-07-07
FR2373830B1 FR2373830B1 (enExample) 1980-01-04

Family

ID=24999218

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7731850A Granted FR2373830A1 (fr) 1976-11-29 1977-10-14 Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application

Country Status (6)

Country Link
US (1) US4084230A (enExample)
JP (1) JPS5368926A (enExample)
DE (1) DE2749850C3 (enExample)
FR (1) FR2373830A1 (enExample)
GB (1) GB1590198A (enExample)
IT (1) IT1113673B (enExample)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2842288A1 (de) * 1978-09-28 1980-04-17 Siemens Ag Datentransferschalter mit assoziativer adressauswahl in einem virtuellen speicher
US4277826A (en) * 1978-10-23 1981-07-07 Collins Robert W Synchronizing mechanism for page replacement control
US4254463A (en) * 1978-12-14 1981-03-03 Rockwell International Corporation Data processing system with address translation
US4276609A (en) * 1979-01-04 1981-06-30 Ncr Corporation CCD memory retrieval system
US4298929A (en) * 1979-01-26 1981-11-03 International Business Machines Corporation Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability
WO1981001066A1 (en) * 1979-10-11 1981-04-16 Nanodata Computer Corp Data processing system
US4354225A (en) * 1979-10-11 1982-10-12 Nanodata Computer Corporation Intelligent main store for data processing systems
US4332010A (en) * 1980-03-17 1982-05-25 International Business Machines Corporation Cache synonym detection and handling mechanism
US4373181A (en) * 1980-07-30 1983-02-08 Chisholm Douglas R Dynamic device address assignment mechanism for a data processing system
US4482952A (en) * 1980-12-15 1984-11-13 Nippon Electric Co., Ltd. Virtual addressing system using page field comparisons to selectively validate cache buffer data on read main memory data
US4400774A (en) * 1981-02-02 1983-08-23 Bell Telephone Laboratories, Incorporated Cache addressing arrangement in a computer system
JPS57143782A (en) * 1981-03-03 1982-09-06 Toshiba Corp Information processor
US4815034A (en) * 1981-03-18 1989-03-21 Mackey Timothy I Dynamic memory address system for I/O devices
US4513367A (en) * 1981-03-23 1985-04-23 International Business Machines Corporation Cache locking controls in a multiprocessor
DE3138972A1 (de) * 1981-09-30 1983-04-14 Siemens AG, 1000 Berlin und 8000 München Onchip mikroprozessorchachespeichersystem und verfahren zu seinem betrieb
DE3138973A1 (de) * 1981-09-30 1983-04-21 Siemens AG, 1000 Berlin und 8000 München Vlsi-gerechter onchip mikroprozessorcachespeicher und verfahren zu seinem betrieb
US4458310A (en) * 1981-10-02 1984-07-03 At&T Bell Laboratories Cache memory using a lowest priority replacement circuit
US4803655A (en) * 1981-12-04 1989-02-07 Unisys Corp. Data processing system employing a plurality of rapidly switchable pages for providing data transfer between modules
US4513371A (en) * 1982-07-29 1985-04-23 Ncr Corporation Computer interface apparatus using split-cycle lookahead addressing for faster access to paged memory
WO1984002784A1 (en) 1982-12-30 1984-07-19 Ibm Virtual memory address translation mechanism with controlled data persistence
JPS59146472U (ja) * 1983-03-17 1984-09-29 株式会社大井製作所 自動車用ドアチエツク装置
DE3347357A1 (de) * 1983-12-28 1985-07-11 Siemens AG, 1000 Berlin und 8000 München Einrichtung zum vergeben von adressen an steckbare baugruppen
US4881164A (en) * 1983-12-30 1989-11-14 International Business Machines Corporation Multi-microprocessor for controlling shared memory
US4916603A (en) * 1985-03-18 1990-04-10 Wang Labortatories, Inc. Distributed reference and change table for a virtual memory system
US4727485A (en) * 1986-01-02 1988-02-23 Motorola, Inc. Paged memory management unit which locks translators in translation cache if lock specified in translation table
US4953073A (en) * 1986-02-06 1990-08-28 Mips Computer Systems, Inc. Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memories
US4833603A (en) * 1986-05-30 1989-05-23 Bull Hn Information Systems Inc. Apparatus and method for implementation of a page frame replacement algorithm in a data processing system having virtual memory addressing
US5278840A (en) * 1987-07-01 1994-01-11 Digital Equipment Corporation Apparatus and method for data induced condition signalling
US4937736A (en) * 1987-11-30 1990-06-26 International Business Machines Corporation Memory controller for protected memory with automatic access granting capability
US5155834A (en) * 1988-03-18 1992-10-13 Wang Laboratories, Inc. Reference and change table storage system for virtual memory data processing system having a plurality of processors accessing common memory
DE68917759T2 (de) * 1988-03-18 1995-04-27 Wang Laboratories Verteilte Referenz- und Änderungstabelle für ein virtuelles Speichersystem.
US5239635A (en) * 1988-06-06 1993-08-24 Digital Equipment Corporation Virtual address to physical address translation using page tables in virtual memory
US5293612A (en) * 1989-05-11 1994-03-08 Tandem Computers Incorporated Selective dump method and apparatus
JP2833062B2 (ja) * 1989-10-30 1998-12-09 株式会社日立製作所 キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
JPH087717B2 (ja) * 1991-09-03 1996-01-29 富士通株式会社 動的アドレス変換処理装置
US5166660A (en) * 1991-09-19 1992-11-24 Unisys Corporation Random access compare array
US5778418A (en) * 1991-09-27 1998-07-07 Sandisk Corporation Mass computer storage system having both solid state and rotating disk types of memory
EP0552426A1 (en) * 1992-01-24 1993-07-28 International Business Machines Corporation Multilevel memory system
US5493663A (en) * 1992-04-22 1996-02-20 International Business Machines Corporation Method and apparatus for predetermining pages for swapping from physical memory in accordance with the number of accesses
GB9307359D0 (en) * 1993-04-08 1993-06-02 Int Computers Ltd Cache replacement mechanism
US5598549A (en) * 1993-06-11 1997-01-28 At&T Global Information Solutions Company Array storage system for returning an I/O complete signal to a virtual I/O daemon that is separated from software array driver and physical device driver
US5664217A (en) * 1993-08-03 1997-09-02 Bmc Software, Inc. Method of avoiding physical I/O via caching with prioritized LRU management
JP3740195B2 (ja) * 1994-09-09 2006-02-01 株式会社ルネサステクノロジ データ処理装置
GB9521980D0 (en) * 1995-10-26 1996-01-03 Sgs Thomson Microelectronics Branch target buffer
US6783837B1 (en) * 1999-10-01 2004-08-31 Kimberly-Clark Worldwide, Inc. Fibrous creased fabrics
US7310706B1 (en) * 2001-06-01 2007-12-18 Mips Technologies, Inc. Random cache line refill
US6950894B2 (en) * 2002-08-28 2005-09-27 Intel Corporation Techniques using integrated circuit chip capable of being coupled to storage system
US7502901B2 (en) * 2003-03-26 2009-03-10 Panasonic Corporation Memory replacement mechanism in semiconductor device
US7082508B2 (en) * 2003-06-24 2006-07-25 Intel Corporation Dynamic TLB locking based on page usage metric

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3569938A (en) * 1967-12-20 1971-03-09 Ibm Storage manager
US3781808A (en) * 1972-10-17 1973-12-25 Ibm Virtual memory system
GB1461245A (en) * 1973-01-28 1977-01-13 Hawker Siddeley Dynamics Ltd Reliability of random access memory systems
US3840863A (en) * 1973-10-23 1974-10-08 Ibm Dynamic storage hierarchy system
US3983538A (en) * 1974-05-01 1976-09-28 International Business Machines Corporation Universal LSI array logic modules with integral storage array and variable autonomous sequencing

Also Published As

Publication number Publication date
JPS5729783B2 (enExample) 1982-06-24
JPS5368926A (en) 1978-06-19
IT1113673B (it) 1986-01-20
DE2749850A1 (de) 1978-06-01
GB1590198A (en) 1981-05-28
DE2749850B2 (de) 1980-09-04
DE2749850C3 (de) 1981-06-11
US4084230A (en) 1978-04-11
FR2373830B1 (enExample) 1980-01-04

Similar Documents

Publication Publication Date Title
FR2373830A1 (fr) Systeme d'adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application
FR2389967A1 (enExample)
KR840000838A (ko) 멀티워어드 메모리 데이타 스토리지 및 어드레싱 기법및 장치
ATE237842T1 (de) Schnappschuss von auf einem massenspeichersystem gespeicherten daten
KR910010328A (ko) 패리티 능력을 가진 디스크 배열 제어기
AU7820987A (en) Parallel processor error checking
FR2379114A1 (fr) Systeme de calculateur
DK264287A (da) Pagineret lager til en databehandlingsenhed
FR2770665B1 (fr) Dispositif d'echange entre unites de traitement d'informations a processeurs interconnectes par un bus commun
KR890017615A (ko) 멀티포트 캐시메모리를 가지는 멀티프로세서 시스템
KR860003551A (ko) 기 억 회 로
KR890007170A (ko) 버퍼메모리 제어장치
JPS56156993A (en) Read only memory
KR910019059A (ko) 반도체 불휘발성 메모리장치
DE69825621D1 (de) Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher
DE69323111D1 (de) Auflösung der Mehrdeutigkeit für Kontrolle eines elastischen Speichers für Untersystemeinheit
FR2287067A1 (fr) Dispositif de tamponnage d'informations entre un processeur et sa memoire principale
SU680052A1 (ru) Запоминающее устройство
KR930008623A (ko) 화상회전, 처리장치
Pamaprasad et al. Singapore's guided press policy and its practice on the forum page of the Straits Times
RU2001451C1 (ru) Ассоциативное запоминающее устройство
WO1999045474A3 (de) Geschwindigkeitsoptimiertes cachesystem
ES2038928A2 (es) Sistema de tratamiento de acceso en procesador de informacion.
KR960018881A (ko) 비트 필드 주변 장치 및 그것을 갖는 비트 필드 시스템
IT1177492B (it) Sistema di elaboratore con sicurezza di memoria migliorata