FI83570C - Minnessystem. - Google Patents

Minnessystem. Download PDF

Info

Publication number
FI83570C
FI83570C FI841233A FI841233A FI83570C FI 83570 C FI83570 C FI 83570C FI 841233 A FI841233 A FI 841233A FI 841233 A FI841233 A FI 841233A FI 83570 C FI83570 C FI 83570C
Authority
FI
Finland
Prior art keywords
memory
address
circuits
signals
signal
Prior art date
Application number
FI841233A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI83570B (fi
FI841233A0 (fi
FI841233A7 (fi
Inventor
Edwin P Fisher
Jr Chester M Nibby
Daniel A Boudreau
Edward R Salas
Robert B Johnson
Original Assignee
Bull Hn Information Syst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Hn Information Syst filed Critical Bull Hn Information Syst
Publication of FI841233A0 publication Critical patent/FI841233A0/fi
Publication of FI841233A7 publication Critical patent/FI841233A7/fi
Publication of FI83570B publication Critical patent/FI83570B/fi
Application granted granted Critical
Publication of FI83570C publication Critical patent/FI83570C/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
  • Debugging And Monitoring (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
FI841233A 1983-03-31 1984-03-28 Minnessystem. FI83570C (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US48096483 1983-03-31
US06/480,964 US4545010A (en) 1983-03-31 1983-03-31 Memory identification apparatus and method

Publications (4)

Publication Number Publication Date
FI841233A0 FI841233A0 (fi) 1984-03-28
FI841233A7 FI841233A7 (fi) 1984-10-01
FI83570B FI83570B (fi) 1991-04-15
FI83570C true FI83570C (fi) 1991-07-25

Family

ID=23910030

Family Applications (1)

Application Number Title Priority Date Filing Date
FI841233A FI83570C (fi) 1983-03-31 1984-03-28 Minnessystem.

Country Status (16)

Country Link
US (1) US4545010A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0121381B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS59186058A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR910000958B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU561589B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1209714A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3483111D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DK (1) DK166173C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
ES (1) ES8506925A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FI (1) FI83570C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
HK (1) HK45191A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
MX (1) MX155024A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
MY (1) MY100645A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NO (1) NO166019C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
PH (1) PH23011A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
YU (1) YU44869B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5999505A (ja) * 1982-11-29 1984-06-08 Mitsubishi Electric Corp 電子ミシンの制御装置
US4722065A (en) * 1984-03-30 1988-01-26 Casio Computer Co., Ltd. Electronically programmable calculator with memory package
US4626830A (en) * 1984-06-18 1986-12-02 Motorola, Inc. Membrane keyboard with identifying connectors
US4777590A (en) * 1984-10-29 1988-10-11 Pictorial, Inc. Portable computer
US4744025A (en) * 1985-05-02 1988-05-10 Digital Equipment Corporation Arrangement for expanding memory capacity
AU579725B2 (en) * 1985-05-02 1988-12-08 Digital Equipment Corporation Arrangement for expanding memory capacity
CA1234224A (en) * 1985-05-28 1988-03-15 Boleslav Sykora Computer memory management system
US4825404A (en) * 1985-11-27 1989-04-25 Tektronix, Inc. Interface system which generates configuration control signal and duplex control signal for automatically determining the configuration of removable modules
JPS62245461A (ja) * 1986-04-18 1987-10-26 Fanuc Ltd ボ−ドスロツト番号の割当方法
JPS62190999U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1986-05-23 1987-12-04
JPS6320676A (ja) * 1986-07-15 1988-01-28 Brother Ind Ltd ワードプロセツサ
JPS63143689A (ja) * 1986-12-06 1988-06-15 Tokyo Electric Co Ltd メモリカ−ドの容量検出装置
GB8725111D0 (en) * 1987-03-13 1987-12-02 Ibm Data processing system
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US5237674A (en) * 1987-04-11 1993-08-17 Apple Computer, Inc. Self identifying scheme for memory module including circuitry for identfying accessing speed
US4888687A (en) * 1987-05-04 1989-12-19 Prime Computer, Inc. Memory control system
US4980850A (en) * 1987-05-14 1990-12-25 Digital Equipment Corporation Automatic sizing memory system with multiplexed configuration signals at memory modules
US4926322A (en) * 1987-08-03 1990-05-15 Compag Computer Corporation Software emulation of bank-switched memory using a virtual DOS monitor and paged memory management
US5450552A (en) * 1987-08-17 1995-09-12 Nec Corporation Expanded address bus system for providing address signals to expanding devices
JPS6458013A (en) * 1987-08-20 1989-03-06 Ibm Method and data processing system for guaranteeing large area identification and management of data memory
US5027313A (en) * 1988-08-25 1991-06-25 Compaq Computer Corporation Apparatus for determining maximum usable memory size
GB2226667B (en) * 1988-12-30 1993-03-24 Intel Corp Self-identification of memory
GB2226665A (en) * 1988-12-30 1990-07-04 Copam Electronics Corp Computer memory structure
GB2226666B (en) * 1988-12-30 1993-07-07 Intel Corp Request/response protocol
US5247655A (en) * 1989-11-07 1993-09-21 Chips And Technologies, Inc. Sleep mode refresh apparatus
US5161218A (en) * 1989-11-13 1992-11-03 Chips And Technologies, Inc. Memory controller for using reserved DRAM addresses for EMS
US5175835A (en) * 1990-01-10 1992-12-29 Unisys Corporation Multi-mode DRAM controller
US5276832A (en) * 1990-06-19 1994-01-04 Dell U.S.A., L.P. Computer system having a selectable cache subsystem
US5241643A (en) * 1990-06-19 1993-08-31 Dell Usa, L.P. Memory system and associated method for disabling address buffers connected to unused simm slots
JPH0823856B2 (ja) * 1991-02-22 1996-03-06 インターナショナル・ビジネス・マシーンズ・コーポレイション コンピュータシステムおよびその動作方法
US5343144A (en) * 1991-02-28 1994-08-30 Sony Corporation Electronic device
US5663901A (en) * 1991-04-11 1997-09-02 Sandisk Corporation Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems
JPH04336347A (ja) * 1991-05-13 1992-11-24 Ricoh Co Ltd メモリ装置
US5253357A (en) * 1991-06-13 1993-10-12 Hewlett-Packard Company System for determining pluggable memory characteristics employing a status register to provide information in response to a preset field of an address
US5357624A (en) * 1991-10-23 1994-10-18 Ast Research, Inc. Single inline memory module support system
US5317712A (en) * 1991-12-19 1994-05-31 Intel Corporation Method and apparatus for testing and configuring the width of portions of a memory
US7137011B1 (en) 1993-09-01 2006-11-14 Sandisk Corporation Removable mother/daughter peripheral card
US5887145A (en) 1993-09-01 1999-03-23 Sandisk Corporation Removable mother/daughter peripheral card
US5452429A (en) * 1993-11-17 1995-09-19 International Business Machines Corporation Error correction code on add-on cards for writing portions of data words
US5488691A (en) * 1993-11-17 1996-01-30 International Business Machines Corporation Memory card, computer system and method of operation for differentiating the use of read-modify-write cycles in operating and initializaiton modes
US5446869A (en) * 1993-12-30 1995-08-29 International Business Machines Corporation Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card
JP2741014B2 (ja) * 1995-03-07 1998-04-15 株式会社メルコ コンピュータ用電子装置
JPH09212226A (ja) * 1996-02-05 1997-08-15 Fanuc Ltd Ｃｎｃ装置におけるパラメータ設定方法
KR100368333B1 (ko) * 1998-03-27 2003-04-11 엘지전자 주식회사 회로제품의이력정보관리방법
US20030135470A1 (en) * 2002-01-16 2003-07-17 Beard Robert E. Method and system for credit card purchases
US7127622B2 (en) * 2003-03-04 2006-10-24 Micron Technology, Inc. Memory subsystem voltage control and method
US20060206677A1 (en) * 2003-07-03 2006-09-14 Electronics And Telecommunications Research Institute System and method of an efficient snapshot for shared large storage
DE102004025899B4 (de) * 2004-05-27 2010-06-10 Qimonda Ag Verfahren zum Aktivieren und Deaktivieren von elektronischen Schaltungseinheiten und Schaltungsanordnung zur Durchführung des Verfahrens

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3813652A (en) * 1973-01-15 1974-05-28 Honeywell Inf Systems Memory address transformation system
US4001790A (en) * 1975-06-30 1977-01-04 Honeywell Information Systems, Inc. Modularly addressable units coupled in a data processing system over a common bus
JPS5842544B2 (ja) * 1976-12-10 1983-09-20 シャープ株式会社 メモリ−カ−ドのブロック選択装置
JPS5842545B2 (ja) * 1976-12-10 1983-09-20 シャープ株式会社 メモリ−カ−ドのブロック選択方式
US4296467A (en) * 1978-07-03 1981-10-20 Honeywell Information Systems Inc. Rotating chip selection technique and apparatus
JPS55101178A (en) * 1979-01-25 1980-08-01 Nec Corp Memory unit
US4281392A (en) * 1979-05-01 1981-07-28 Allen-Bradley Company Memory circuit for programmable machines
US4303993A (en) * 1979-10-10 1981-12-01 Honeywell Information Systems Inc. Memory present apparatus
US4323965A (en) * 1980-01-08 1982-04-06 Honeywell Information Systems Inc. Sequential chip select decode apparatus and method
JPS5713561A (en) * 1980-06-27 1982-01-23 Hitachi Ltd Memory device

Also Published As

Publication number Publication date
FI83570B (fi) 1991-04-15
DK174384A (da) 1984-10-01
NO166019C (no) 1991-05-15
DK174384D0 (da) 1984-03-30
NO841169L (no) 1984-10-01
DK166173C (da) 1993-08-09
MX155024A (es) 1988-01-19
MY100645A (en) 1990-12-29
DK166173B (da) 1993-03-15
DE3483111D1 (de) 1990-10-11
EP0121381B1 (en) 1990-09-05
CA1209714A (en) 1986-08-12
ES531146A0 (es) 1985-08-01
AU2601184A (en) 1984-10-04
AU561589B2 (en) 1987-05-14
JPS59186058A (ja) 1984-10-22
JPH0517582B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-03-09
NO166019B (no) 1991-02-04
KR840008189A (ko) 1984-12-13
FI841233A0 (fi) 1984-03-28
HK45191A (en) 1991-06-14
KR910000958B1 (ko) 1991-02-19
EP0121381A2 (en) 1984-10-10
PH23011A (en) 1989-03-03
FI841233A7 (fi) 1984-10-01
YU44869B (en) 1991-04-30
YU58484A (en) 1988-02-29
EP0121381A3 (en) 1986-10-22
US4545010A (en) 1985-10-01
ES8506925A1 (es) 1985-08-01

Similar Documents

Publication Publication Date Title
FI83570C (fi) Minnessystem.
KR910009437B1 (ko) 여러개의 비트 데이타를 연속적으로 리드 또는 라이트할 수 있는 동작 모드를 갖는 반도체 기억장치
US4571676A (en) Memory module selection and reconfiguration apparatus in a data processing system
US6148363A (en) Device and method for controlling solid-state memory system
US4303993A (en) Memory present apparatus
EP0108346A2 (en) Memory reconfiguration method in a data processing system
JPH065513B2 (ja) メモリ・システム
US7995420B2 (en) User selectable banks for DRAM
JPH07282581A (ja) 半導体記憶装置
US6718432B1 (en) Method and apparatus for transparent cascading of multiple content addressable memory devices
US3967251A (en) User variable computer memory module
US4296467A (en) Rotating chip selection technique and apparatus
US5737572A (en) Bank selection logic for memory controllers
US6470417B1 (en) Emulation of next generation DRAM technology
US4473877A (en) Parasitic memory expansion for computers
US5598365A (en) High-density read-only memory
US4266285A (en) Row selection circuits for memory circuits
US20070038803A1 (en) Transparent SDRAM in an embedded environment
KR890002773A (ko) 디지탈 비데오 신호의 기억 장치 및 그 방법
KR930009668B1 (ko) 컴퓨터 메모리장치
US4744053A (en) ROM with mask programmable page configuration
US5337286A (en) Semiconductor memory device
JPH0512883A (ja) シーケンシヤルメモリ
KR910009447B1 (ko) 반도체 기억장치의 데이타 리드 방식
JPS623505B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Legal Events

Date Code Title Description
MM Patent lapsed
MM Patent lapsed

Owner name: BULL HN INFORMATION SYSTEMS INC.