JPS623505B2 - - Google Patents

Info

Publication number
JPS623505B2
JPS623505B2 JP54007978A JP797879A JPS623505B2 JP S623505 B2 JPS623505 B2 JP S623505B2 JP 54007978 A JP54007978 A JP 54007978A JP 797879 A JP797879 A JP 797879A JP S623505 B2 JPS623505 B2 JP S623505B2
Authority
JP
Japan
Prior art keywords
memory
address
card
storage
addresses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54007978A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55101178A (en
Inventor
Kenji Oode
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP797879A priority Critical patent/JPS55101178A/ja
Publication of JPS55101178A publication Critical patent/JPS55101178A/ja
Publication of JPS623505B2 publication Critical patent/JPS623505B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
JP797879A 1979-01-25 1979-01-25 Memory unit Granted JPS55101178A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP797879A JPS55101178A (en) 1979-01-25 1979-01-25 Memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP797879A JPS55101178A (en) 1979-01-25 1979-01-25 Memory unit

Publications (2)

Publication Number Publication Date
JPS55101178A JPS55101178A (en) 1980-08-01
JPS623505B2 true JPS623505B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-01-26

Family

ID=11680531

Family Applications (1)

Application Number Title Priority Date Filing Date
JP797879A Granted JPS55101178A (en) 1979-01-25 1979-01-25 Memory unit

Country Status (1)

Country Link
JP (1) JPS55101178A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4545010A (en) * 1983-03-31 1985-10-01 Honeywell Information Systems Inc. Memory identification apparatus and method
JPS62168248A (ja) * 1986-01-20 1987-07-24 Nec Corp メモリ装置
JPH0651948U (ja) * 1992-12-21 1994-07-15 住友ベークライト株式会社 プリント配線板

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5842544B2 (ja) * 1976-12-10 1983-09-20 シャープ株式会社 メモリ−カ−ドのブロック選択装置
JPS5842545B2 (ja) * 1976-12-10 1983-09-20 シャープ株式会社 メモリ−カ−ドのブロック選択方式

Also Published As

Publication number Publication date
JPS55101178A (en) 1980-08-01

Similar Documents

Publication Publication Date Title
US5590071A (en) Method and apparatus for emulating a high capacity DRAM
US4523276A (en) Input/output control device with memory device for storing variable-length data and method of controlling thereof
US4908789A (en) Method and system for automatically assigning memory modules of different predetermined capacities to contiguous segments of a linear address range
US5896404A (en) Programmable burst length DRAM
FI83570B (fi) Minnessystem.
US4394753A (en) Integrated memory module having selectable operating functions
US5303192A (en) Semiconductor memory device having information indicative of presence of defective memory cell
US4319343A (en) Programmable digital memory circuit
US4744025A (en) Arrangement for expanding memory capacity
US6324114B1 (en) Semiconductor memory device using a plurality of semiconductor memory chips mounted in one system and a semiconductor memory system using a plurality of semiconductor memory devices
JPS63285650A (ja) メモリー・アドレス信号を制御するシステムおよび方法
US4763302A (en) Alternatively addressed semiconductor memory array
US4979144A (en) IC memory card having start address latch and memory capacity output means
US5179686A (en) Method for automatically detecting the size of a memory by performing a memory warp operation
US6470417B1 (en) Emulation of next generation DRAM technology
US4183086A (en) Computer system having individual computers with data filters
US4841525A (en) Method and arrangement for testing mega-bit memory modules with arbitrary test patterns in a multi-bit test mode
US6035381A (en) Memory device including main memory storage and distinct key storage accessed using only a row address
US4800535A (en) Interleaved memory addressing system and method using a parity signal
US6282130B1 (en) EEPROM memory chip with multiple use pinouts
EP0175420A3 (en) Multiple programmable initialize words in a programmable read only memory
EP0200198B1 (en) An arrangement for expanding memory capacity
US4744053A (en) ROM with mask programmable page configuration
JPS623505B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4599721A (en) Programmable cross bar multiplexer