ES8801737A1 - Regenerador de cadencia con un detector de fase - Google Patents

Regenerador de cadencia con un detector de fase

Info

Publication number
ES8801737A1
ES8801737A1 ES554098A ES554098A ES8801737A1 ES 8801737 A1 ES8801737 A1 ES 8801737A1 ES 554098 A ES554098 A ES 554098A ES 554098 A ES554098 A ES 554098A ES 8801737 A1 ES8801737 A1 ES 8801737A1
Authority
ES
Spain
Prior art keywords
phase detector
clock regenerator
phase
det
output signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES554098A
Other languages
English (en)
Other versions
ES554098A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Schweiz AG
Original Assignee
Siemens Albis AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Albis AG filed Critical Siemens Albis AG
Publication of ES8801737A1 publication Critical patent/ES8801737A1/es
Publication of ES554098A0 publication Critical patent/ES554098A0/es
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Television Signal Processing For Recording (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Catalysts (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Sorption Type Refrigeration Machines (AREA)
  • Polysaccharides And Polysaccharide Derivatives (AREA)
  • Inorganic Insulating Materials (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)

Abstract

REGENERADOR DE CADENCIA. CONSTA DE: UN DETECTOR DE FASE (DET) QUE TIENE SEIS CIRCUITOS DE BASCULA, UNA PUERTA NO-Y Y DOS PUERTAS Y; UN DIVISOR (DIV) PROGRAMABLE COMUNICADO CON LA SALIDA DE UN OSCILADOR (OSZ) Y DOTADO CON UNA SEÑAL DE SAL/IDA (SA) DE FRECUENCIA (FA); UN FILTRO DE BUCLE (FIL) QUE TIENE UN CONTADOR (C) Y DOS CIRCUITOS LOGICOS (LOG1, LOG2) QUE RECIBEN LAS SEÑALES DE CONTROL (ST) Y LAS SEÑALES (N,V) Y UN CIRCUITO COMPARADOR (KOMP) QUE TRANSFORMA UNA SEÑAL VISUAL (SE) RECIBIDA EN IMPULSOS (SP). SE UTILIZA EN TECNICA DIGITAL DE COMUNICACIONES.
ES554098A 1985-06-10 1986-04-17 Regenerador de cadencia con un detector de fase Expired ES8801737A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH244085 1985-06-10

Publications (2)

Publication Number Publication Date
ES8801737A1 true ES8801737A1 (es) 1987-11-01
ES554098A0 ES554098A0 (es) 1987-11-01

Family

ID=4233866

Family Applications (1)

Application Number Title Priority Date Filing Date
ES554098A Expired ES8801737A1 (es) 1985-06-10 1986-04-17 Regenerador de cadencia con un detector de fase

Country Status (11)

Country Link
US (1) US4691327A (es)
EP (1) EP0204894B1 (es)
JP (1) JPS61288520A (es)
AT (1) ATE66768T1 (es)
AU (1) AU590277B2 (es)
BR (1) BR8602057A (es)
CA (1) CA1262174A (es)
DE (1) DE3681075D1 (es)
ES (1) ES8801737A1 (es)
GR (1) GR861495B (es)
NO (1) NO861216L (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4820994A (en) * 1986-10-20 1989-04-11 Siemens Aktiengesellschaft Phase regulating circuit
US4849998A (en) * 1988-06-03 1989-07-18 Communications Satellite Corporation Rate synchronized symbol timing recovery for variable rate data transmission systems
DK576888D0 (da) * 1988-10-17 1988-10-17 Schur Int As Brdr Fremgangsmaade ved fremstilling af poseemballager med oprivelig svejselukning, saadanne emballager med genlukningsprofildele, samt hjaelpemateriale til brug ved denne fremstilling
DE4138543A1 (de) * 1991-11-23 1993-05-27 Philips Patentverwaltung Digitaler phasenregelkreis
JPH06232738A (ja) * 1993-02-03 1994-08-19 Mitsubishi Electric Corp 同期パルス発生回路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936762A (en) * 1974-06-17 1976-02-03 The Charles Stark Draper Laboratory, Inc. Digital phase-lock loop systems for phase processing of signals
JPS5941338B2 (ja) * 1976-05-10 1984-10-06 日本電気株式会社 クロツクパルス再生回路
US4151485A (en) * 1977-11-21 1979-04-24 Rockwell International Corporation Digital clock recovery circuit
JPS5853809B2 (ja) * 1977-12-20 1983-12-01 日本電気株式会社 クロツクパルス再生回路
US4327356A (en) * 1979-06-19 1982-04-27 Gilliland John D Arrangement for monitoring the performance of a digital transmission system
US4280099A (en) * 1979-11-09 1981-07-21 Sperry Corporation Digital timing recovery system
US4400817A (en) * 1980-12-30 1983-08-23 Motorola, Inc. Method and means of clock recovery in a received stream of digital data
FR2523383B1 (fr) * 1982-03-15 1985-11-22 Thomson Csf Dispositif de recuperation de frequence d'horloge en transmission numerique
US4590602A (en) * 1983-08-18 1986-05-20 General Signal Wide range clock recovery circuit

Also Published As

Publication number Publication date
BR8602057A (pt) 1987-01-06
DE3681075D1 (de) 1991-10-02
ATE66768T1 (de) 1991-09-15
ES554098A0 (es) 1987-11-01
AU5800686A (en) 1986-12-18
NO861216L (no) 1986-12-11
AU590277B2 (en) 1989-11-02
EP0204894A3 (en) 1988-11-17
JPS61288520A (ja) 1986-12-18
EP0204894B1 (de) 1991-08-28
US4691327A (en) 1987-09-01
GR861495B (en) 1986-10-10
CA1262174A (en) 1989-10-03
EP0204894A2 (de) 1986-12-17

Similar Documents

Publication Publication Date Title
US4795985A (en) Digital phase lock loop
EP0091200B1 (en) Clock recovery apparatus
CA2079320A1 (en) Direct digital synthesizer driven phase lock loop frequency synthesizer with hard limiter
JPS6448267A (en) Pll circuit for magnetic disk device
CA2081400A1 (en) Frequency synthesis using frequency controlled carrier modulated with pll feedback signal
EP0185556A3 (en) A method for digital clock signal recovery from manchester-encoded signals
EP0170207A3 (en) A write clock pulse generator used for a time base corrector
AU632024B2 (en) Pll frequency synthesizer with circuit for changing loop filter time constant
JPS5539490A (en) Phase synchronizing signal generator circuit
EP0102662A3 (en) Non-pll concurrent carrier and clock synchronization
ES8801737A1 (es) Regenerador de cadencia con un detector de fase
DE2962880D1 (en) Circuit for timing signal recovery in digital signal transmission
GB2227136A (en) Frequency tracking system
CA2093040A1 (en) Frequency synthesizer using phase-locked loop
JPS5685948A (en) Stuffing synchronizing system
JPS57194637A (en) Phase locked loop lock detecting circuit
ES2105919A1 (es) Sinteti ador de frecuencia con bucle de enclavamiento de fase de division fraccionaria multiple.
CA1328493C (en) Phase detector with variable gain amplifier
JPS57162841A (en) Digital pll circuit system
ATE2372T1 (de) Schaltungsanordnung zur taktrueckgewinnung in regeneratoren fuer digitale signale.
JPS5483752A (en) Pll frequency synthesizer system
JPS5850054B2 (ja) Pll回路
JPS55136745A (en) Pll circuit extracting cmi signal timing
JPS57101447A (en) Clock phase lock circuit
JPS6424632A (en) Phase locked loop circuit

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970303