GR861495B - Signregenerator - Google Patents
SignregeneratorInfo
- Publication number
- GR861495B GR861495B GR861495A GR860101495A GR861495B GR 861495 B GR861495 B GR 861495B GR 861495 A GR861495 A GR 861495A GR 860101495 A GR860101495 A GR 860101495A GR 861495 B GR861495 B GR 861495B
- Authority
- GR
- Greece
- Prior art keywords
- phase detector
- phase
- det
- output signal
- clock regenerator
- Prior art date
Links
- 230000003111 delayed effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Television Signal Processing For Recording (AREA)
- Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Polysaccharides And Polysaccharide Derivatives (AREA)
- Inorganic Insulating Materials (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Control Of Motors That Do Not Use Commutators (AREA)
- Sorption Type Refrigeration Machines (AREA)
- Catalysts (AREA)
- Diaphragms For Electromechanical Transducers (AREA)
- Preparation Of Compounds By Using Micro-Organisms (AREA)
Abstract
A clock regenerator is designed as a phase locked loop (PLL) and comprises a phase detector (DET) which compares the phase of the input signal (Sp) with that of the output signal (Sa), the frequency of the phase detector being approximately N times smaller than the oscillator frequency. In the phase detector (DET), there are obtained from a regenerated output signal (Sa) two signals delayed by L/N periods, wherein L is a small integer, in order to form therefrom a pulse window comprising at least three zones. The clock regenerator comprises a loop filter (FIL) with a counter, the status of which is recorded in a logic circuit which controls a programmable divisor (DIV) in such a way that when the edges of the input pulse (Sp) fall in the central most zone, the counter counts toward zero and no correction is brought about.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH244085 | 1985-06-10 |
Publications (1)
Publication Number | Publication Date |
---|---|
GR861495B true GR861495B (en) | 1986-10-10 |
Family
ID=4233866
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GR861495A GR861495B (en) | 1985-06-10 | 1986-06-09 | Signregenerator |
Country Status (11)
Country | Link |
---|---|
US (1) | US4691327A (en) |
EP (1) | EP0204894B1 (en) |
JP (1) | JPS61288520A (en) |
AT (1) | ATE66768T1 (en) |
AU (1) | AU590277B2 (en) |
BR (1) | BR8602057A (en) |
CA (1) | CA1262174A (en) |
DE (1) | DE3681075D1 (en) |
ES (1) | ES8801737A1 (en) |
GR (1) | GR861495B (en) |
NO (1) | NO861216L (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4820994A (en) * | 1986-10-20 | 1989-04-11 | Siemens Aktiengesellschaft | Phase regulating circuit |
US4849998A (en) * | 1988-06-03 | 1989-07-18 | Communications Satellite Corporation | Rate synchronized symbol timing recovery for variable rate data transmission systems |
DK576888D0 (en) * | 1988-10-17 | 1988-10-17 | Schur Int As Brdr | PROCEDURE FOR MANUFACTURING PACKAGING PACKAGES WITH PREVIOUS WELDING CLOSE, SUCH PACKAGING WITH CLOSING PROFILE PARTS, AND SUPPLY MATERIALS FOR USING THIS PREPARATION |
DE4138543A1 (en) * | 1991-11-23 | 1993-05-27 | Philips Patentverwaltung | DIGITAL PHASE CONTROL CIRCUIT |
JPH06232738A (en) * | 1993-02-03 | 1994-08-19 | Mitsubishi Electric Corp | Synchronous pulse generating circuit |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3936762A (en) * | 1974-06-17 | 1976-02-03 | The Charles Stark Draper Laboratory, Inc. | Digital phase-lock loop systems for phase processing of signals |
JPS5941338B2 (en) * | 1976-05-10 | 1984-10-06 | 日本電気株式会社 | Clock pulse regeneration circuit |
US4151485A (en) * | 1977-11-21 | 1979-04-24 | Rockwell International Corporation | Digital clock recovery circuit |
JPS5853809B2 (en) * | 1977-12-20 | 1983-12-01 | 日本電気株式会社 | Clock pulse regeneration circuit |
US4327356A (en) * | 1979-06-19 | 1982-04-27 | Gilliland John D | Arrangement for monitoring the performance of a digital transmission system |
US4280099A (en) * | 1979-11-09 | 1981-07-21 | Sperry Corporation | Digital timing recovery system |
US4400817A (en) * | 1980-12-30 | 1983-08-23 | Motorola, Inc. | Method and means of clock recovery in a received stream of digital data |
FR2523383B1 (en) * | 1982-03-15 | 1985-11-22 | Thomson Csf | CLOCK FREQUENCY RECOVERY DEVICE IN DIGITAL TRANSMISSION |
US4590602A (en) * | 1983-08-18 | 1986-05-20 | General Signal | Wide range clock recovery circuit |
-
1986
- 1986-03-08 EP EP86103120A patent/EP0204894B1/en not_active Expired - Lifetime
- 1986-03-08 AT AT86103120T patent/ATE66768T1/en not_active IP Right Cessation
- 1986-03-08 DE DE8686103120T patent/DE3681075D1/en not_active Expired - Fee Related
- 1986-03-25 NO NO861216A patent/NO861216L/en unknown
- 1986-04-17 ES ES554098A patent/ES8801737A1/en not_active Expired
- 1986-05-06 US US06/860,273 patent/US4691327A/en not_active Expired - Fee Related
- 1986-05-07 BR BR8602057A patent/BR8602057A/en unknown
- 1986-05-28 AU AU58006/86A patent/AU590277B2/en not_active Ceased
- 1986-06-04 JP JP61129983A patent/JPS61288520A/en active Pending
- 1986-06-06 CA CA000510974A patent/CA1262174A/en not_active Expired
- 1986-06-09 GR GR861495A patent/GR861495B/en unknown
Also Published As
Publication number | Publication date |
---|---|
US4691327A (en) | 1987-09-01 |
DE3681075D1 (en) | 1991-10-02 |
JPS61288520A (en) | 1986-12-18 |
BR8602057A (en) | 1987-01-06 |
AU590277B2 (en) | 1989-11-02 |
EP0204894B1 (en) | 1991-08-28 |
NO861216L (en) | 1986-12-11 |
AU5800686A (en) | 1986-12-18 |
ES554098A0 (en) | 1987-11-01 |
CA1262174A (en) | 1989-10-03 |
EP0204894A3 (en) | 1988-11-17 |
ATE66768T1 (en) | 1991-09-15 |
ES8801737A1 (en) | 1987-11-01 |
EP0204894A2 (en) | 1986-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4795985A (en) | Digital phase lock loop | |
CA2081400A1 (en) | Frequency synthesis using frequency controlled carrier modulated with pll feedback signal | |
JPS6448267A (en) | Pll circuit for magnetic disk device | |
EP0044154A3 (en) | Phase-locked loop frequency synthesizer including compensated phase and frequency modulation | |
ES8302385A1 (en) | Phase-locked loop with initialization loop. | |
EP0170207A3 (en) | A write clock pulse generator used for a time base corrector | |
EP0515074A3 (en) | Frequency controlled oscillator for high frequency phase-locked loop | |
AU590277B2 (en) | Clock regenerator | |
JPS5539490A (en) | Phase synchronizing signal generator circuit | |
EP0102662A3 (en) | Non-pll concurrent carrier and clock synchronization | |
US4876518A (en) | Frequency tracking system | |
DE2962880D1 (en) | Circuit for timing signal recovery in digital signal transmission | |
CA2093040A1 (en) | Frequency synthesizer using phase-locked loop | |
JPS5685948A (en) | Stuffing synchronizing system | |
JPS57194637A (en) | Phase locked loop lock detecting circuit | |
CA1328493C (en) | Phase detector with variable gain amplifier | |
JPS5380202A (en) | Phase-locked loop for demodulation of multichannel record | |
JPS57162841A (en) | Digital pll circuit system | |
Saalfrank | Pull-out frequency of second order phase-locked loops with piecewise linear phase-detector characteristics. | |
JPS55136745A (en) | Pll circuit extracting cmi signal timing | |
JPS5483752A (en) | Pll frequency synthesizer system | |
JPS57101447A (en) | Clock phase lock circuit | |
JPS6424632A (en) | Phase locked loop circuit | |
JPS5696533A (en) | Digital pll circuit | |
DE3168960D1 (en) | Device for the recovery of a clock signal from a binary signal |