JPS5685948A - Stuffing synchronizing system - Google Patents

Stuffing synchronizing system

Info

Publication number
JPS5685948A
JPS5685948A JP16251079A JP16251079A JPS5685948A JP S5685948 A JPS5685948 A JP S5685948A JP 16251079 A JP16251079 A JP 16251079A JP 16251079 A JP16251079 A JP 16251079A JP S5685948 A JPS5685948 A JP S5685948A
Authority
JP
Japan
Prior art keywords
stuffing
input
factor
cut
mean
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16251079A
Other languages
Japanese (ja)
Inventor
Takashi Wakabayashi
Tetsuo Murase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16251079A priority Critical patent/JPS5685948A/en
Publication of JPS5685948A publication Critical patent/JPS5685948A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To smooth a lead-in operation of the PLL circuit of the receiving side, by forcibly inserting and multiplexing a stuffing pulse by the nearly mean stuffing factor in case when a low group signal to be multiplexed has been cut off, in the PCM multiplexer. CONSTITUTION:A frequency dividing clock 3 divides the output of the oscillator incorporated in the multiplexer, and the frequency and the occupancy factor are set almost equally to the mean stuffing frequency and the mean stuffing factor, respectively. When an input cut-off alarm signal 2 is in a high level, a phase comparison output signal 1 is input to the stuffing control circuit 4, and the regular operation is executed. When a low group input has been cut off, the signal 2 becomes a low level, the clock 3 is input to the circuit 4, and the stuffing pulse is multiplexed by the nearly mean stuffing factor. In this way, the PLL circuit of the receiving side is operated smoothly, and also, when the input cut-off of a low group has beeb returned, the VCO of the receiving side is led in smoothly.
JP16251079A 1979-12-14 1979-12-14 Stuffing synchronizing system Pending JPS5685948A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16251079A JPS5685948A (en) 1979-12-14 1979-12-14 Stuffing synchronizing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16251079A JPS5685948A (en) 1979-12-14 1979-12-14 Stuffing synchronizing system

Publications (1)

Publication Number Publication Date
JPS5685948A true JPS5685948A (en) 1981-07-13

Family

ID=15755986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16251079A Pending JPS5685948A (en) 1979-12-14 1979-12-14 Stuffing synchronizing system

Country Status (1)

Country Link
JP (1) JPS5685948A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5820046A (en) * 1981-07-30 1983-02-05 Fujitsu Ltd Staff synchronizing system
JPS61157129A (en) * 1984-12-28 1986-07-16 Nec Corp Staff rate control device
JPS6235260A (en) * 1985-08-08 1987-02-16 普生股ふん有限公司 Method and device for washing analytic tray
JPH02119445A (en) * 1988-10-28 1990-05-07 Mitsubishi Electric Corp Stuff synchronization multiplex converter
JPH03175831A (en) * 1989-12-05 1991-07-30 Nec Corp Stuff synchronization multiplex conversion device
JP2011171851A (en) * 2010-02-16 2011-09-01 Fujitsu Ltd Information processor, information processing method, and information processing program
JP2012217108A (en) * 2011-04-01 2012-11-08 Fujitsu Ltd Transmission device and transmission method

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5820046A (en) * 1981-07-30 1983-02-05 Fujitsu Ltd Staff synchronizing system
JPH0117298B2 (en) * 1981-07-30 1989-03-29 Fujitsu Ltd
JPS61157129A (en) * 1984-12-28 1986-07-16 Nec Corp Staff rate control device
JPS6235260A (en) * 1985-08-08 1987-02-16 普生股ふん有限公司 Method and device for washing analytic tray
JPH02119445A (en) * 1988-10-28 1990-05-07 Mitsubishi Electric Corp Stuff synchronization multiplex converter
JPH03175831A (en) * 1989-12-05 1991-07-30 Nec Corp Stuff synchronization multiplex conversion device
JP2011171851A (en) * 2010-02-16 2011-09-01 Fujitsu Ltd Information processor, information processing method, and information processing program
JP2012217108A (en) * 2011-04-01 2012-11-08 Fujitsu Ltd Transmission device and transmission method

Similar Documents

Publication Publication Date Title
EP0248551A3 (en) Synchronization of asynchronous data signals
JPS5539490A (en) Phase synchronizing signal generator circuit
JPS5685948A (en) Stuffing synchronizing system
EP0316878A3 (en) Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio
JPS5360150A (en) Instantaneous leading-in system for digital phase lock loop
JPS5757051A (en) Fm stereo receiver
JPS5651127A (en) Synchronizing circuit
JPS5431260A (en) Digital control phase synchronizing device
JPS5652972A (en) Automatic frequency control unit
JPS57154946A (en) Synchronizing system of digital phase
JPS57152238A (en) Synchronous detection type receiving circuit
JPS6413833A (en) Frame synchronizing clock generating circuit
JPS5356913A (en) Clock phase synchronous circuit
JPS57173267A (en) Afc circuit
JPS6485435A (en) Data signal speed changing circuit
JPS57103419A (en) Notch rejecting filter
JPS57183132A (en) Phase synchromizing circuit
JPS54139365A (en) Unlock detector circuit for pll synthesizer
JPS56119553A (en) Timing reproducing device
JPS5367337A (en) Digital phase synchronous circuit
JPS5399753A (en) Digital phase synchronous loop
JPS6481519A (en) Clock pulse switching circuit
JPS5616925A (en) Control system for clock switching
JPS55102971A (en) Pal-system synchronizing signal generator
JPS5324220A (en) Pll synthesizer