JPS56107681A - Synchronization pulling-in circuit - Google Patents
Synchronization pulling-in circuitInfo
- Publication number
- JPS56107681A JPS56107681A JP1033880A JP1033880A JPS56107681A JP S56107681 A JPS56107681 A JP S56107681A JP 1033880 A JP1033880 A JP 1033880A JP 1033880 A JP1033880 A JP 1033880A JP S56107681 A JPS56107681 A JP S56107681A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- horizontal synchronizing
- frequency divider
- ntsc system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N11/00—Colour television systems
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Color Television Systems (AREA)
- Processing Of Color Television Signals (AREA)
Abstract
PURPOSE:To provide a stable output to a television horizontal synchronizing signal of the NTSC system containing a jitter component, by inhibiting a set signal of the counter, in case when the phase difference of a television horizontal synchronizing signal of the NTSC system, and a signal which is generated from a frequency dividing circuit is less than a fixed value. CONSTITUTION:When a jitter component is contained in the horizontal synchronizing signal separated from the television signal of the NTSC system, even if a signal having the jitters of the pulse width T or less of the output signal (c) of the pulse generator 5 has been input, the set signal is not input to the frequency divider 3. Even in case when a signal having the jitters of the pulse width T or more the signal (c) is input, if the ratio of the horizontal synchronizing signal which is input into the section T is 1/2 or more, the set signal of the frequency divider 3 is not generated by the control of the signal output of the memory circuit 7. As a result, the frequency divider 3 is able to execute a stable operation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1033880A JPS56107681A (en) | 1980-01-31 | 1980-01-31 | Synchronization pulling-in circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1033880A JPS56107681A (en) | 1980-01-31 | 1980-01-31 | Synchronization pulling-in circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56107681A true JPS56107681A (en) | 1981-08-26 |
JPS6351440B2 JPS6351440B2 (en) | 1988-10-13 |
Family
ID=11747401
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1033880A Granted JPS56107681A (en) | 1980-01-31 | 1980-01-31 | Synchronization pulling-in circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56107681A (en) |
-
1980
- 1980-01-31 JP JP1033880A patent/JPS56107681A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6351440B2 (en) | 1988-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5745782A (en) | Flicker preventing circuit | |
JPS55147077A (en) | Synchronizing signal generator | |
KR890001351A (en) | TV deflection device | |
JPS5797751A (en) | Circuit for adding artificial synchronizing signal | |
JPS562761A (en) | Clock reproducing circuit | |
JPS56107681A (en) | Synchronization pulling-in circuit | |
JPS564938A (en) | Phase synchronizing circuit | |
JPS6161308B2 (en) | ||
JPS5570187A (en) | Color pickup device | |
JPS5752268A (en) | Horizontal synchronizing circuit | |
JPS5582581A (en) | Color synchronism circuit of apc type | |
JPH04154383A (en) | Horizontal synchronizing signal protecting circuit | |
JPS55125780A (en) | Time axis correction unit | |
KR830008596A (en) | Gain Control Device and Method of Horizontal Phase Detector | |
JPS5571390A (en) | Clock stabilizing circuit | |
JPS56166675A (en) | Television ghost eliminator | |
JPS54104728A (en) | Vertical synchronizing unit | |
JPS5455115A (en) | Phase synchronous system | |
JPS57162841A (en) | Digital pll circuit system | |
JPS57170688A (en) | Jitter compensation circuit | |
JPS54159818A (en) | Delay circuit | |
JPS5479015A (en) | Sampling pulse generating circuit | |
DE3460108D1 (en) | Arrangement for deriving video clock frequencies from one of the pcm clock frequencies occurring in the pcm hierarchy | |
JPS5651127A (en) | Synchronizing circuit | |
JPS6446319A (en) | Phase locked loop circuit |