ES8801049A1 - Dispositivo de interfar para uso con microordenador. - Google Patents

Dispositivo de interfar para uso con microordenador.

Info

Publication number
ES8801049A1
ES8801049A1 ES549819A ES549819A ES8801049A1 ES 8801049 A1 ES8801049 A1 ES 8801049A1 ES 549819 A ES549819 A ES 549819A ES 549819 A ES549819 A ES 549819A ES 8801049 A1 ES8801049 A1 ES 8801049A1
Authority
ES
Spain
Prior art keywords
port
transport
data
interface arrangement
interface device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES549819A
Other languages
English (en)
Other versions
ES549819A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Spain SA
Original Assignee
Alcatel Espana SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Espana SA filed Critical Alcatel Espana SA
Publication of ES8801049A1 publication Critical patent/ES8801049A1/es
Publication of ES549819A0 publication Critical patent/ES549819A0/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0407—Selecting arrangements for multiplex systems for time-division multiplexing using a stored programme control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Machine Translation (AREA)
  • Document Processing Apparatus (AREA)
  • Computer And Data Communications (AREA)
  • Information Transfer Systems (AREA)

Abstract

DISPOSITIVO DE INRTERFAZ PARA USO CON MICROORDENADOR. CONSTA DE UN BUFFER DE ENTRADA (12); DE UN BUFFER DE SALIDA (14); DE UN MEDIO DE ALMACENAMIENTO (16); DE UN CONTROLADOR DE INTERFACE (18); DE UNOS PRIMEROS MEDIOS PARA TRANSPORTAR DATOS ENTRE UN PRIMER PUERTO Y UN SEGUNDO PUERTO; DE UNOS SEGUNDOS MEDIOS PARA EL TRANSPORTE DE DATOS ENTRE DICHO PRIMER PUERTO Y DICHO SEGUNDO PUERTO; Y DE MEDIOS PARA SELECCIONAR LOS PRIMEROS MEDIOS O LOS SEGUNDOS MEDIOS, PARA EL TRANSPORTE DE DATOS A TRAVES DEL DISPOSITIVO DE INTERFAZ. DE APLICACION EN SISTEMAS DE CONMUTACION DE TELECOMUNICACIONES.
ES549819A 1984-12-14 1985-12-11 Dispositivo de interfar para uso con microordenador. Expired ES8801049A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/682,035 US4918597A (en) 1984-12-14 1984-12-14 Adaptive interface for transferring segmented message between device and microcomputer on line division multiplexed bus

Publications (2)

Publication Number Publication Date
ES8801049A1 true ES8801049A1 (es) 1987-12-01
ES549819A0 ES549819A0 (es) 1987-12-01

Family

ID=24737926

Family Applications (1)

Application Number Title Priority Date Filing Date
ES549819A Expired ES8801049A1 (es) 1984-12-14 1985-12-11 Dispositivo de interfar para uso con microordenador.

Country Status (7)

Country Link
US (1) US4918597A (es)
EP (1) EP0184706B1 (es)
JP (1) JPS61143861A (es)
AU (1) AU583327B2 (es)
DE (1) DE3584614D1 (es)
ES (1) ES8801049A1 (es)
MX (1) MX161411A (es)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5257359A (en) * 1989-02-08 1993-10-26 Hitachi Microsystems, Inc. Instruction cache buffer with program-flow control
US5241630A (en) * 1990-11-13 1993-08-31 Compaq Computer Corp. Device controller with a separate command path between a host and the device and a separate data path including a first in, first out memory between the host and the device
US5313610A (en) * 1991-07-03 1994-05-17 Picker International, Inc. Direct memory access control device for use with a single n-bit bus with MOF the n-bits reserved for control signals and (n-m) bits reserved for data addresses
US5442754A (en) * 1992-12-04 1995-08-15 Unisys Corporation Receiving control logic system for dual bus network
US6067408A (en) * 1993-05-27 2000-05-23 Advanced Micro Devices, Inc. Full duplex buffer management and apparatus
JP3478565B2 (ja) * 1993-08-06 2003-12-15 ブラザー工業株式会社 パラレルインタフェース回路
US6259703B1 (en) * 1993-10-22 2001-07-10 Mitel Corporation Time slot assigner for communication system
US5603064A (en) * 1994-10-27 1997-02-11 Hewlett-Packard Company Channel module for a fiber optic switch with bit sliced memory architecture for data frame storage
US5893137A (en) * 1996-11-29 1999-04-06 Motorola, Inc. Apparatus and method for implementing a content addressable memory circuit with two stage matching
US5966379A (en) * 1998-02-17 1999-10-12 Square D Company Multiplex extender for discrete I/O devices on a time division network
US6597690B1 (en) * 1999-01-22 2003-07-22 Intel Corporation Method and apparatus employing associative memories to implement limited switching
US6570887B2 (en) 1999-01-22 2003-05-27 Intel Corporation Method and apparatus employing associative memories to implement message passing
JP3995131B2 (ja) 1999-05-11 2007-10-24 シャープ株式会社 データ出力回路
US6711646B1 (en) * 2000-10-20 2004-03-23 Sun Microsystems, Inc. Dual mode (registered/unbuffered) memory interface
US20030169742A1 (en) * 2002-03-06 2003-09-11 Twomey John M. Communicating voice payloads between disparate processors

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130883A (en) * 1975-10-14 1978-12-19 Bethlehem Steel Corporation Data communication system having bidirectional station interfaces
JPS5248440A (en) * 1975-10-15 1977-04-18 Toshiba Corp Memory access control system
US4200936A (en) * 1976-08-17 1980-04-29 Cincinnati Milacron Inc. Asynchronous bidirectional direct serial interface linking a programmable machine function controller and a numerical control
IT1074180B (it) * 1976-10-29 1985-04-17 Sits Soc It Telecom Siemens Unita' di interfaccia atta a consentire lo scambio di dati tra un elaboratore ed una unita' periferica funzionate secondo il principio della divisione di tempo
US4133030A (en) * 1977-01-19 1979-01-02 Honeywell Information Systems Inc. Control system providing for the transfer of data in a communications processing system employing channel dedicated control blocks
US4156798A (en) * 1977-08-29 1979-05-29 Doelz Melvin L Small packet communication network
US4403282A (en) * 1978-01-23 1983-09-06 Data General Corporation Data processing system using a high speed data channel for providing direct memory access for block data transfers
US4309754A (en) * 1979-07-30 1982-01-05 International Business Machines Corp. Data interface mechanism for interfacing bit-parallel data buses of different bit width
IT1121031B (it) * 1979-09-19 1986-03-26 Olivetti & Co Spa Sistema di elaborazione di dati multiprocessore
US4355388A (en) * 1979-09-27 1982-10-19 Communications Satellite Corporation Microprogrammable TDMA terminal controller
JPS5833972B2 (ja) * 1979-11-12 1983-07-23 富士通株式会社 計算機システム間通信方式
US4387433A (en) * 1980-12-24 1983-06-07 International Business Machines Corporation High speed data interface buffer for digitally controlled electron beam exposure system
US4396995A (en) * 1981-02-25 1983-08-02 Ncr Corporation Adapter for interfacing between two buses
US4439826A (en) * 1981-07-20 1984-03-27 International Telephone & Telegraph Corporation Diagnostic system for a distributed control switching network
US4455622A (en) * 1982-03-05 1984-06-19 Burroughs Corporation Bit-oriented line adapter system
US4509115A (en) * 1982-04-21 1985-04-02 Digital Equipment Corporation Two-port memory controller
IT1155575B (it) * 1982-07-27 1987-01-28 Cselt Centro Studi Lab Telecom Interfaccia multipla di comunicazione tra elaboratore di processo e mezzo trasmissivo numerico
US4604682A (en) * 1982-09-30 1986-08-05 Teleplex Corporation Buffer system for interfacing an intermittently accessing data processor to an independently clocked communications system
US4538224A (en) * 1982-09-30 1985-08-27 At&T Bell Laboratories Direct memory access peripheral unit controller
US4654654A (en) * 1983-02-07 1987-03-31 At&T Bell Laboratories Data network acknowledgement arrangement
US4528626A (en) * 1984-03-19 1985-07-09 International Business Machines Corporation Microcomputer system with bus control means for peripheral processing devices

Also Published As

Publication number Publication date
EP0184706A3 (en) 1988-09-28
MX161411A (es) 1990-09-24
EP0184706B1 (de) 1991-11-06
AU583327B2 (en) 1989-04-27
EP0184706A2 (de) 1986-06-18
US4918597A (en) 1990-04-17
AU5104585A (en) 1986-06-19
JPS61143861A (ja) 1986-07-01
ES549819A0 (es) 1987-12-01
DE3584614D1 (de) 1991-12-12

Similar Documents

Publication Publication Date Title
ES8801049A1 (es) Dispositivo de interfar para uso con microordenador.
DE3587329D1 (de) Speicheranordnung mit datenzugriffsteuerung.
EP0054888A3 (en) Data-processing system with main and buffer storage control
DE3854268D1 (de) Automatische zugriffseinrichtungen und -verfahren für verwendung mit fernsprechreihenanlagen.
DE68909126D1 (de) Verwaltungssystem für tragbare Datenträger.
DE3380973D1 (de) Rechner mit mehrfachbetriebssystem.
DE3578989D1 (de) Halbleiterspeichergeraet mit schreibepruefoperation.
DE3884103D1 (de) Zentraleinheit für digitales datenverarbeitungssystem, mit schreibpufferverwaltungsmechnismus.
DE68912654D1 (de) Speichervorrichtung für Bandkassetten.
BR8405391A (pt) Dispositivo para maquinas de escrever e terminais com teclado
DE3669796D1 (de) Datenverarbeitungssystem mit virtuellen speicheroperationen.
DE3485686D1 (de) Datenverarbeitungsgeraet mit adressenersetzungsfaehigkeiten.
DE3587765D1 (de) Einrichtung zum Speichern von multi-bit Bildelementdaten.
IL67664A (en) Computer memory system with data,address and operation error detection
DE68920902D1 (de) Wiedergabegerät für Datenträger.
DE68907001D1 (de) Polysilicium mit vermindertem wasserstoffgehalt.
DE3381955D1 (de) Halbleiterspeicheranlage mit datenuebertragungs- und erkennungsmitteln.
DE3381477D1 (de) Selektiver zugriff in datenverarbeitungsanlagen.
JPS5730170A (en) Buffer memory control system
DE68923348D1 (de) Speicherschaltung mit einer verbesserten Vorladungsschaltung für gemeinsame Datenleitung.
IT8420599A0 (it) Regolatore di iniezione.
DE3583419D1 (de) Datenspeichergeraet.
JPS576951A (en) Error logging system
DK526684A (da) Indstillelig buffer til datakommunikation i databehandlingssystemer
DE3481877D1 (de) Datenspeichervorrichtung.