JPS576951A - Error logging system - Google Patents

Error logging system

Info

Publication number
JPS576951A
JPS576951A JP7988180A JP7988180A JPS576951A JP S576951 A JPS576951 A JP S576951A JP 7988180 A JP7988180 A JP 7988180A JP 7988180 A JP7988180 A JP 7988180A JP S576951 A JPS576951 A JP S576951A
Authority
JP
Japan
Prior art keywords
channel
memory
cpu1
head address
storing region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7988180A
Other languages
Japanese (ja)
Other versions
JPS626269B2 (en
Inventor
Shigeru Hashimoto
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55079881A priority Critical patent/JPS626269B2/ja
Publication of JPS576951A publication Critical patent/JPS576951A/en
Publication of JPS626269B2 publication Critical patent/JPS626269B2/ja
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Abstract

PURPOSE:To secure a logging of an error information within a channel memory to a main memory in a simple procedure, by indicating the head address within the channel memory and the length of the storing region following to the said head address to the channel from a CPU. CONSTITUTION:In case a channel device CMC (channel part) 3 or a CPU1 detects a fault, the CPU1 indicates the channel 3 according to the fault data to give a logging to the information to be stored in a channel memory 13 within the channel 3 to a main memoey 2 of the CPU1 side. The head address B of the region to be logged and within the channel 3 and the length showing the size of the storing region to be logged and following to the address B are indicated to the channel 3 from the CPU1. Then the data stored in the storing region is logged to the storing region having the head address A of the memory 2 from the channel 3. In case a fault occurs, a microprocessor 11 stops the subchannels excepting the one designated by a write control register 13 to carry out a logging.
JP55079881A 1980-06-13 1980-06-13 Expired JPS626269B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55079881A JPS626269B2 (en) 1980-06-13 1980-06-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55079881A JPS626269B2 (en) 1980-06-13 1980-06-13

Publications (2)

Publication Number Publication Date
JPS576951A true JPS576951A (en) 1982-01-13
JPS626269B2 JPS626269B2 (en) 1987-02-09

Family

ID=13702578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55079881A Expired JPS626269B2 (en) 1980-06-13 1980-06-13

Country Status (1)

Country Link
JP (1) JPS626269B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS607862U (en) * 1983-06-29 1985-01-19
JPH02245836A (en) * 1989-03-20 1990-10-01 Fujitsu Ltd Electronic computer system
JPH04649A (en) * 1990-04-18 1992-01-06 Nec Corp Fault information transfer system for remote channel device
JPH0415850A (en) * 1990-05-09 1992-01-21 Nec Corp Fault information transfer method
US9092453B2 (en) 2012-07-30 2015-07-28 Fujitsu Limited Monitoring device, information processing apparatus, and monitoring method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5464435A (en) * 1977-10-31 1979-05-24 Fujitsu Ltd Information shunting processing system in channel unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5464435A (en) * 1977-10-31 1979-05-24 Fujitsu Ltd Information shunting processing system in channel unit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS607862U (en) * 1983-06-29 1985-01-19
JPH02245836A (en) * 1989-03-20 1990-10-01 Fujitsu Ltd Electronic computer system
JPH04649A (en) * 1990-04-18 1992-01-06 Nec Corp Fault information transfer system for remote channel device
JPH0415850A (en) * 1990-05-09 1992-01-21 Nec Corp Fault information transfer method
US9092453B2 (en) 2012-07-30 2015-07-28 Fujitsu Limited Monitoring device, information processing apparatus, and monitoring method

Also Published As

Publication number Publication date
JPS626269B2 (en) 1987-02-09

Similar Documents

Publication Publication Date Title
DE3381621D1 (en) Memory control unit with data rotation arrangement.
DE3587960D1 (en) Data processing system with a memory access control device.
IT1084936B (en) A device for monitoring the ink supply in writers recorders
IT1087769B (en) The memory system with parallel access
DE3367293D1 (en) Data input pen for signature verification
JPS58161059A (en) Cash buffer memory subsystem
JPS52115640A (en) Register for pipe line data processor system
JPS56140452A (en) Memory protection system
EP0068163A3 (en) Instruction address stack in the data memory of an instruction-pipelined processor
EP0156316A3 (en) Memory device with data access control
JPS59136859A (en) Buffer controller
JPS60235269A (en) Data transfer controller
DE2716051A1 (en) Be used schluessel in the memory access data processing system
DE3482511D1 (en) Address conversion device for a data processing arrangement with virtual memory.
IT8120743D0 (en) Circuit for detecting writing errors in memory.
JPS52149930A (en) Bus control device for data processor
GB1540340A (en) Data processor with address development checking
IT7821202D0 (en) Circuit access reading and / or recording for memories.
DE3688177T2 (en) Main memory access control device for virtual computer function arrangement.
JPS6243744A (en) Microcomputer
JPS6242228A (en) Display information processing system
JPS5326539A (en) Data exchenge system
JPH04296958A (en) Double port memory system
NZ195064A (en) Data processing system addressing cpu internal registers using normal storage address formats
DE3888438D1 (en) Cache control device for a data processing device with virtual memory.