ES8308647A1 - Un metodo para acceder directamente a respectivas memorias de computador asociadas con una pluralidad de unidades de tratamiento de datos. - Google Patents

Un metodo para acceder directamente a respectivas memorias de computador asociadas con una pluralidad de unidades de tratamiento de datos.

Info

Publication number
ES8308647A1
ES8308647A1 ES517269A ES517269A ES8308647A1 ES 8308647 A1 ES8308647 A1 ES 8308647A1 ES 517269 A ES517269 A ES 517269A ES 517269 A ES517269 A ES 517269A ES 8308647 A1 ES8308647 A1 ES 8308647A1
Authority
ES
Spain
Prior art keywords
data bus
memory access
access method
multiplexed data
direct memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES517269A
Other languages
English (en)
Other versions
ES517269A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of ES8308647A1 publication Critical patent/ES8308647A1/es
Publication of ES517269A0 publication Critical patent/ES517269A0/es
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Hardware Redundancy (AREA)

Abstract

METODO PARA ACCEDER DIRECTAMENTE A LAS RESPECTIVAS MEMORIAS DE UN COMPUTADOR, ASOCIADAS CON UNA PLURALIDAD DE UNIDADES DE TRATAMIENTO DE DATOS. COMPRENDE LAS SIGUIENTES OPERACIONES: PRIMERA, SE RECIBE EL MENSAJE QUE CONTIENE LA DIRECCION FUNCIONAL Y SE ESTABLECE EL INDICE DE UN INDICADOR EN LA TABLA DE VECTORES, POR MEDIO DE DICHA DIRECCION FUNCIONAL; SEGUNDA, SE ACCEDE AL BLOQUE DE CONTROL DE ENTRADA DESIGNADO POR EL INDICADOR Y SEÑALADO POR LA DIRECCION FUNCIONAL; Y SE ALMACENAN LOS DATOS CONTENIDOS EN DICHO MENSAJE EN UNA POSICION DE MEMORIA DE COMPUTADOR DESIGNADA POR EL BLOQUE DE CONTROL DE ENTRADA. DE APLICACION EN UNA LINEA GENERAL DE DATOS MULTIPLEXADA.
ES517269A 1981-11-12 1982-11-11 Un metodo para acceder directamente a respectivas memorias de computador asociadas con una pluralidad de unidades de tratamiento de datos. Granted ES517269A0 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/320,244 US4482951A (en) 1981-11-12 1981-11-12 Direct memory access method for use with a multiplexed data bus

Publications (2)

Publication Number Publication Date
ES8308647A1 true ES8308647A1 (es) 1983-09-16
ES517269A0 ES517269A0 (es) 1983-09-16

Family

ID=23245523

Family Applications (1)

Application Number Title Priority Date Filing Date
ES517269A Granted ES517269A0 (es) 1981-11-12 1982-11-11 Un metodo para acceder directamente a respectivas memorias de computador asociadas con una pluralidad de unidades de tratamiento de datos.

Country Status (8)

Country Link
US (1) US4482951A (es)
EP (1) EP0079468B1 (es)
JP (1) JPS5887614A (es)
CA (1) CA1179783A (es)
DE (1) DE3278950D1 (es)
ES (1) ES517269A0 (es)
IL (1) IL66970A (es)
NO (1) NO167946C (es)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4692859A (en) * 1983-05-16 1987-09-08 Rca Corporation Multiple byte serial data transfer protocol
US4853956A (en) * 1983-05-20 1989-08-01 American Telephone And Telegraph Company Communication system distributed processing message delivery system
US4613946A (en) * 1984-06-07 1986-09-23 Forman Ernest H Method and apparatus for generating hierarchical displays
US4868742A (en) * 1984-06-20 1989-09-19 Convex Computer Corporation Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed
DE3546664C3 (de) * 1985-02-22 1995-10-26 Bosch Gmbh Robert Verfahren zum Betreiben einer Datenverarbeitungsanlage
US4821180A (en) * 1985-02-25 1989-04-11 Itt Corporation Device interface controller for intercepting communication between a microcomputer and peripheral devices to control data transfers
US4715031A (en) * 1985-09-23 1987-12-22 Ford Motor Company Vehicular data transfer communication system
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
CA1285658C (en) * 1986-03-20 1991-07-02 Paul Yursis Cpu channel to cpu channel extender
CA1278389C (en) * 1986-03-20 1990-12-27 Ernest H. Wilson, Jr. Cpu channel to control unit extender
US4998245A (en) * 1987-12-17 1991-03-05 Matsushita Electric Industrial Co., Ltd. Information transmission system having collective data transmission and collection devices
US5251303A (en) * 1989-01-13 1993-10-05 International Business Machines Corporation System for DMA block data transfer based on linked control blocks
US5048022A (en) * 1989-08-01 1991-09-10 Digital Equipment Corporation Memory device with transfer of ECC signals on time division multiplexed bidirectional lines
JPH03123232A (ja) * 1989-10-06 1991-05-27 Matsushita Electric Ind Co Ltd データ伝送制御処理方法
DE4127579A1 (de) * 1991-08-21 1993-02-25 Standard Elektrik Lorenz Ag Speichereinheit mit einem adressgenerator
GB2301752B (en) * 1995-06-02 2000-03-29 Dsc Communications Control message transmission in telecommunications systems
FR2766642B1 (fr) * 1997-07-22 1999-11-19 Sextant Avionique Procede et dispositif de reception de messages numeriques assurant un pretraitement de ces messages configurable dynamiquement
FR2766641B1 (fr) * 1997-07-22 1999-12-03 Sextant Avionique Procede et dispositif de reception de messages numeriques assurant un pretraitement de ces messages
JP2001195261A (ja) * 2000-01-13 2001-07-19 Nec Corp 外部メモリから内蔵メモリへのプログラム転送方法およびその転送方法を用いたマイクロコンピュータ
GB2359906B (en) * 2000-02-29 2004-10-20 Virata Ltd Method and apparatus for DMA data transfer
JP3702790B2 (ja) 2001-01-10 2005-10-05 株式会社デンソー マイクロコンピュータ
US10684900B2 (en) * 2016-01-13 2020-06-16 Unisys Corporation Enhanced message control banks

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
FR2253428A5 (es) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
US4130865A (en) * 1974-06-05 1978-12-19 Bolt Beranek And Newman Inc. Multiprocessor computer apparatus employing distributed communications paths and a passive task register
US4173783A (en) * 1975-06-30 1979-11-06 Honeywell Information Systems, Inc. Method of accessing paged memory by an input-output unit
US4075691A (en) * 1975-11-06 1978-02-21 Bunker Ramo Corporation Communication control unit
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4133030A (en) * 1977-01-19 1979-01-02 Honeywell Information Systems Inc. Control system providing for the transfer of data in a communications processing system employing channel dedicated control blocks
US4065810A (en) * 1977-01-26 1977-12-27 International Business Machines Corporation Data transfer system
US4155119A (en) * 1977-09-21 1979-05-15 Sperry Rand Corporation Method for providing virtual addressing for externally specified addressed input/output operations
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units
US4419728A (en) * 1981-06-22 1983-12-06 Bell Telephone Laboratories, Incorporated Channel interface circuit providing virtual channel number translation and direct memory access

Also Published As

Publication number Publication date
EP0079468A2 (en) 1983-05-25
NO167946B (no) 1991-09-16
NO167946C (no) 1991-12-27
EP0079468B1 (en) 1988-08-24
IL66970A0 (en) 1983-02-23
ES517269A0 (es) 1983-09-16
EP0079468A3 (en) 1985-08-07
DE3278950D1 (en) 1988-09-29
IL66970A (en) 1985-05-31
JPS5887614A (ja) 1983-05-25
CA1179783A (en) 1984-12-18
JPH0217818B2 (es) 1990-04-23
US4482951A (en) 1984-11-13
NO823774L (no) 1983-05-13

Similar Documents

Publication Publication Date Title
ES8308647A1 (es) Un metodo para acceder directamente a respectivas memorias de computador asociadas con una pluralidad de unidades de tratamiento de datos.
ES8407348A1 (es) Procedimiento para controlar interrupciones entre procesadores de un sistema de procesadores multiples
SE8203621L (sv) Kanal-grenssnittkrets
JPS57105879A (en) Control system for storage device
KR890003688B1 (en) Buffer-storage control system
ES8201379A1 (es) Instalacion para la transmision rapida de mensajes entre calculadoras
GB1166058A (en) Computer Control
ES8104598A1 (es) Un sistema de senalizacion para intercambiar datos entre unidades de senalizacion mediante mensajes de datos
GB1276590A (en) Improvements in or relating to data processing systems
JPS5282035A (en) Data processing unit
JPS6453648A (en) Communication processing method and device therefor
JPS57162162A (en) Multiplex virtual space data processing system
IE821135L (en) Data processing
JPS6478362A (en) One connection preparation of several data processors for central clock control multi-line system
JPS5564682A (en) Buffer block return control system
JPS57114966A (en) Computer system
GB1482819A (en) Addressing device for a programme stored data processing system
JPS575141A (en) Bus control system
GB1367709A (en) Data processing system
JPS55150032A (en) Data transfer system
JPS5282034A (en) Data processing unit
JPS5622157A (en) Process system multiplexing system
JPS5487023A (en) Address setting method for memory unit
JPS54133042A (en) Direct memory access system in multi processor
JPS5552582A (en) Data processing system

Legal Events

Date Code Title Description
MM4A Patent lapsed

Effective date: 19960506