ES450127A1 - Timing arrangement in a computer - Google Patents
Timing arrangement in a computerInfo
- Publication number
- ES450127A1 ES450127A1 ES450127A ES450127A ES450127A1 ES 450127 A1 ES450127 A1 ES 450127A1 ES 450127 A ES450127 A ES 450127A ES 450127 A ES450127 A ES 450127A ES 450127 A1 ES450127 A1 ES 450127A1
- Authority
- ES
- Spain
- Prior art keywords
- frequency
- real
- synchronization signals
- measurement circuits
- integer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electric Clocks (AREA)
- Measuring Frequencies, Analyzing Spectra (AREA)
- Bus Control (AREA)
Abstract
A time regulation arrangement for computers, intended to determine the synchronization of the microprogram, as well as to determine the times for operations performed in real time, for example interruption of the clock in the program, characterized in that it includes a common clock oscillator to of generating synchronization signals for the computer control unit as well as for the real-time measurement circuits, a frequency divider being arranged to divide the frequency of the clock oscillator in such a way that it adapts to the duration of the period between the operations performed in real time, and the frequency of the clock oscillator being an integer multiple of the frequency of the impulses of the steps to the time measurement circuits, and because the division ratio of said frequency divider is adjustable from as possible by dividing by an integer of the oscillator frequency of re loj, keep the synchronization signals constant for the real-time measurement circuits by changing the frequency of the synchronization signals for the computer control unit, depending on the working conditions, thereby the number of duty cycles per step pulse interval always results in an integer. (Machine-translation by Google Translate, not legally binding)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE7508478A SE387451B (en) | 1975-07-25 | 1975-07-25 | COMPUTER TIMING DEVICE |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES450127A1 true ES450127A1 (en) | 1977-08-01 |
Family
ID=20325204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES450127A Expired ES450127A1 (en) | 1975-07-25 | 1976-07-24 | Timing arrangement in a computer |
Country Status (12)
| Country | Link |
|---|---|
| AU (1) | AU496975B2 (en) |
| BR (1) | BR7604772A (en) |
| CA (1) | CA1075821A (en) |
| ES (1) | ES450127A1 (en) |
| FR (1) | FR2319156A1 (en) |
| GB (1) | GB1531603A (en) |
| HU (1) | HU174135B (en) |
| IT (1) | IT1062469B (en) |
| MX (1) | MX143013A (en) |
| NL (1) | NL187938C (en) |
| SE (1) | SE387451B (en) |
| YU (1) | YU37407B (en) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3678463A (en) * | 1970-04-27 | 1972-07-18 | Bell Telephone Labor Inc | Controlled pause in data processing appartus |
| US3714635A (en) * | 1972-01-31 | 1973-01-30 | Ibm | Standard adapter method and apparatus |
-
1975
- 1975-07-25 SE SE7508478A patent/SE387451B/en not_active IP Right Cessation
-
1976
- 1976-07-05 AU AU15571/76A patent/AU496975B2/en not_active Expired
- 1976-07-09 MX MX16544976A patent/MX143013A/en unknown
- 1976-07-14 NL NL7607781A patent/NL187938C/en not_active IP Right Cessation
- 1976-07-16 HU HUEI000689 patent/HU174135B/en unknown
- 1976-07-19 CA CA257,223A patent/CA1075821A/en not_active Expired
- 1976-07-20 YU YU178376A patent/YU37407B/en unknown
- 1976-07-22 BR BR7604772A patent/BR7604772A/en unknown
- 1976-07-22 GB GB3068176A patent/GB1531603A/en not_active Expired
- 1976-07-23 IT IT2563476A patent/IT1062469B/en active
- 1976-07-23 FR FR7622594A patent/FR2319156A1/en active Granted
- 1976-07-24 ES ES450127A patent/ES450127A1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| NL7607781A (en) | 1977-01-27 |
| AU1557176A (en) | 1978-01-12 |
| FR2319156A1 (en) | 1977-02-18 |
| GB1531603A (en) | 1978-11-08 |
| BR7604772A (en) | 1977-08-02 |
| MX143013A (en) | 1981-02-10 |
| YU178376A (en) | 1983-04-27 |
| HU174135B (en) | 1979-11-28 |
| IT1062469B (en) | 1984-10-10 |
| SE387451B (en) | 1976-09-06 |
| YU37407B (en) | 1984-08-31 |
| CA1075821A (en) | 1980-04-15 |
| NL187938B (en) | 1991-09-16 |
| NL187938C (en) | 1992-02-17 |
| AU496975B2 (en) | 1978-11-16 |
| FR2319156B1 (en) | 1980-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1266933A (en) | ||
| KR910003638A (en) | Data processing device | |
| GB1447418A (en) | Frequency synthesiser | |
| ES450127A1 (en) | Timing arrangement in a computer | |
| ES319506A1 (en) | Subordination device in phase of a signal supplied by a clock. (Machine-translation by Google Translate, not legally binding) | |
| GB1276278A (en) | Frequency divider | |
| SU562797A1 (en) | Device for numerical program control | |
| JPS5441060A (en) | Multivibrator | |
| SU1029403A1 (en) | Multichannel pulse generator | |
| SU611309A1 (en) | Cycle timing arrangement | |
| SU627580A1 (en) | Pulse synchronizing device | |
| SU569001A1 (en) | Controlled digital frequency divider for phase-wise automatic frequency adjustment system | |
| SU1005310A1 (en) | Distributor | |
| SU982002A1 (en) | Multiplicating-dividing device | |
| RU1827714C (en) | Former of pulse sequence | |
| SU1335996A1 (en) | Follow-up frequency multiplier | |
| JPS5787241A (en) | Phase synchronizing circuit for optional frequency conversion | |
| SU879755A2 (en) | Sensor of random equal-probability time intervals | |
| SU467453A1 (en) | Clock Generator | |
| SU706818A1 (en) | Time interval meter | |
| JPS5429955A (en) | Frequency devider circuit | |
| JPS5435664A (en) | Delay pulse signal generation circuit | |
| SU860296A1 (en) | Device for forming pulse sequences | |
| SU1153326A1 (en) | Multiplying device | |
| JPS5720169A (en) | Digital pulse phase shifter |