GB1531603A - Timing arrangement in a computer - Google Patents
Timing arrangement in a computerInfo
- Publication number
- GB1531603A GB1531603A GB3068176A GB3068176A GB1531603A GB 1531603 A GB1531603 A GB 1531603A GB 3068176 A GB3068176 A GB 3068176A GB 3068176 A GB3068176 A GB 3068176A GB 1531603 A GB1531603 A GB 1531603A
- Authority
- GB
- United Kingdom
- Prior art keywords
- divider
- computer
- unit
- variable
- july
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/223—Execution means for microinstructions irrespective of the microinstruction function, e.g. decoding of microinstructions and nanoinstructions; timing of microinstructions; programmable logic arrays; delays and fan-out problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Electric Clocks (AREA)
- Bus Control (AREA)
- Measuring Frequencies, Analyzing Spectra (AREA)
Abstract
1531603 Computer timing system TELEFONAKTIEBOLAGET L M ERICSSON 22 July 1976 [25 July 1975] 30681/76 Heading G4A A clock oscillator M supplies timing signals to a microprogram control unit SE and to a frequency divider DL which provides step pulses for a clock interrupt unit CS, and the division ratio of divider DL is adjustable to maintain the step pulse frequency constant when the timing signal frequency is varied to provide different length microinstruction cycles, there always being an integral number of such cycles per step pulse interval. Both the divider DL and interrupt unit CS may include a counting chain with variable strapping to provide a variable division ratio and a variable length clock interrupt period respectively. The computer may be of the type disclosed in Specification 1,166,057 in which unit SE controls the transfer of information between a bus system BS and functional units AE, IM, DM. Two computers operating in parallel may be fed by the same oscillator M.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE7508478A SE387451B (en) | 1975-07-25 | 1975-07-25 | COMPUTER TIMING DEVICE |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1531603A true GB1531603A (en) | 1978-11-08 |
Family
ID=20325204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB3068176A Expired GB1531603A (en) | 1975-07-25 | 1976-07-22 | Timing arrangement in a computer |
Country Status (12)
| Country | Link |
|---|---|
| AU (1) | AU496975B2 (en) |
| BR (1) | BR7604772A (en) |
| CA (1) | CA1075821A (en) |
| ES (1) | ES450127A1 (en) |
| FR (1) | FR2319156A1 (en) |
| GB (1) | GB1531603A (en) |
| HU (1) | HU174135B (en) |
| IT (1) | IT1062469B (en) |
| MX (1) | MX143013A (en) |
| NL (1) | NL187938C (en) |
| SE (1) | SE387451B (en) |
| YU (1) | YU37407B (en) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3678463A (en) * | 1970-04-27 | 1972-07-18 | Bell Telephone Labor Inc | Controlled pause in data processing appartus |
| US3714635A (en) * | 1972-01-31 | 1973-01-30 | Ibm | Standard adapter method and apparatus |
-
1975
- 1975-07-25 SE SE7508478A patent/SE387451B/en not_active IP Right Cessation
-
1976
- 1976-07-05 AU AU15571/76A patent/AU496975B2/en not_active Expired
- 1976-07-09 MX MX16544976A patent/MX143013A/en unknown
- 1976-07-14 NL NL7607781A patent/NL187938C/en not_active IP Right Cessation
- 1976-07-16 HU HUEI000689 patent/HU174135B/en unknown
- 1976-07-19 CA CA257,223A patent/CA1075821A/en not_active Expired
- 1976-07-20 YU YU178376A patent/YU37407B/en unknown
- 1976-07-22 GB GB3068176A patent/GB1531603A/en not_active Expired
- 1976-07-22 BR BR7604772A patent/BR7604772A/en unknown
- 1976-07-23 FR FR7622594A patent/FR2319156A1/en active Granted
- 1976-07-23 IT IT2563476A patent/IT1062469B/en active
- 1976-07-24 ES ES450127A patent/ES450127A1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| IT1062469B (en) | 1984-10-10 |
| HU174135B (en) | 1979-11-28 |
| NL7607781A (en) | 1977-01-27 |
| AU1557176A (en) | 1978-01-12 |
| MX143013A (en) | 1981-02-10 |
| BR7604772A (en) | 1977-08-02 |
| FR2319156A1 (en) | 1977-02-18 |
| FR2319156B1 (en) | 1980-04-18 |
| SE387451B (en) | 1976-09-06 |
| ES450127A1 (en) | 1977-08-01 |
| YU37407B (en) | 1984-08-31 |
| NL187938B (en) | 1991-09-16 |
| YU178376A (en) | 1983-04-27 |
| NL187938C (en) | 1992-02-17 |
| CA1075821A (en) | 1980-04-15 |
| AU496975B2 (en) | 1978-11-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1527841A (en) | Phase locked loop circuit | |
| GB1412779A (en) | Frequency adjustment of timekeepers | |
| EP0102662A3 (en) | Non-pll concurrent carrier and clock synchronization | |
| GB1429621A (en) | Display systems | |
| HK108595A (en) | Synchronizing the operation of a computing means with a reference frequency signal | |
| GB1231920A (en) | ||
| GB1531603A (en) | Timing arrangement in a computer | |
| GB1473459A (en) | Frequency dividers | |
| GB1466832A (en) | Signal generator | |
| ES2004148A6 (en) | LOOK AHEAD TERMINAL COUNTER and method for generating a terminal count output signal. | |
| CA2076960A1 (en) | Frequency scaler for synchronous digital clock | |
| GB1512715A (en) | Circuit arrangement for synchronizing an output signal in accordance with a periodic pulsatory input signal | |
| GB1245768A (en) | Phase locking | |
| GB1472180A (en) | Synchronising devices | |
| JPS558166A (en) | Data transmission system | |
| GB1425517A (en) | Timing mode selector | |
| ES8107420A1 (en) | Circuit arrangement for receiver-side clock recovery in digital synchronous information transmission. | |
| ES475451A1 (en) | Clock recovery system for data receiver | |
| JPS55158754A (en) | Codec | |
| JPS5679524A (en) | Conversion circuit for duty cycle | |
| SU696622A1 (en) | Synchronizing device | |
| SU792242A1 (en) | Multichannel apparatus for setting data | |
| SU813396A1 (en) | Controlled timing pulse generator | |
| JPS53135247A (en) | Timing circuit | |
| FR2309078A1 (en) | Clock signal reconstituting circuit - for binary coded transmission is fitted with transition detector and phase control loop for local clock |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PE20 | Patent expired after termination of 20 years |
Effective date: 19960721 |