ES2877771T3 - Sustrato que comprende pilas de interconexiones, interconexión sobre la capa protectora contra soldadura e interconexión sobre la porción lateral del sustrato - Google Patents

Sustrato que comprende pilas de interconexiones, interconexión sobre la capa protectora contra soldadura e interconexión sobre la porción lateral del sustrato Download PDF

Info

Publication number
ES2877771T3
ES2877771T3 ES16708549T ES16708549T ES2877771T3 ES 2877771 T3 ES2877771 T3 ES 2877771T3 ES 16708549 T ES16708549 T ES 16708549T ES 16708549 T ES16708549 T ES 16708549T ES 2877771 T3 ES2877771 T3 ES 2877771T3
Authority
ES
Spain
Prior art keywords
interconnect
interconnects
substrate
stack
container
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
ES16708549T
Other languages
English (en)
Spanish (es)
Inventor
Uei-Ming Jow
Young Kyu Song
Jong-Hoon Lee
Xiaonan Zhang
Mario Francisco Velez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ES2877771T3 publication Critical patent/ES2877771T3/es
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/095—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/657—Shapes or dispositions of interconnections on sidewalls or bottom surfaces of the package substrates, interposers or redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H10W72/07253—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting changes in shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H10W72/07254—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting changes in dispositions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/231—Shapes
    • H10W72/232—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/231—Shapes
    • H10W72/234—Cross-sectional shape, i.e. in side view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/242—Dispositions, e.g. layouts relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/244—Dispositions, e.g. layouts relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/247—Dispositions of multiple bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Structure Of Printed Boards (AREA)
ES16708549T 2015-02-18 2016-02-17 Sustrato que comprende pilas de interconexiones, interconexión sobre la capa protectora contra soldadura e interconexión sobre la porción lateral del sustrato Active ES2877771T3 (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201562117835P 2015-02-18 2015-02-18
US14/703,290 US9691694B2 (en) 2015-02-18 2015-05-04 Substrate comprising stacks of interconnects, interconnect on solder resist layer and interconnect on side portion of substrate
PCT/US2016/018345 WO2016134070A1 (en) 2015-02-18 2016-02-17 Substrate comprising stacks of interconnects, interconnect on solder resist layer and interconnect on side portion of substrate

Publications (1)

Publication Number Publication Date
ES2877771T3 true ES2877771T3 (es) 2021-11-17

Family

ID=56622471

Family Applications (1)

Application Number Title Priority Date Filing Date
ES16708549T Active ES2877771T3 (es) 2015-02-18 2016-02-17 Sustrato que comprende pilas de interconexiones, interconexión sobre la capa protectora contra soldadura e interconexión sobre la porción lateral del sustrato

Country Status (9)

Country Link
US (1) US9691694B2 (https=)
EP (1) EP3259777B1 (https=)
JP (1) JP6980530B2 (https=)
KR (1) KR102428876B1 (https=)
CN (1) CN107251218A (https=)
BR (1) BR112017017604B1 (https=)
ES (1) ES2877771T3 (https=)
SG (1) SG11201705460VA (https=)
WO (1) WO2016134070A1 (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9980378B1 (en) * 2017-03-10 2018-05-22 Dell Products, Lp Surface mount connector pad
US20180350630A1 (en) * 2017-06-01 2018-12-06 Qualcomm Incorporated Symmetric embedded trace substrate
WO2019066943A1 (en) * 2017-09-29 2019-04-04 Intel Corporation SEMICONDUCTOR HOUSINGS WITH INTEGRATED INTERCONNECTIONS
US10916494B2 (en) 2019-01-02 2021-02-09 Qualcomm Incorporated Device comprising first solder interconnects aligned in a first direction and second solder interconnects aligned in a second direction
KR102199602B1 (ko) * 2019-05-29 2021-01-07 주식회사 테토스 기판 회로 패턴 형성용 노광 장치
KR102207602B1 (ko) * 2019-05-29 2021-01-26 주식회사 테토스 기판 측면부 배선 형성 방법
US11139224B2 (en) 2019-12-05 2021-10-05 Qualcomm Incorporated Package comprising a substrate having a via wall configured as a shield
US11749611B2 (en) 2021-02-01 2023-09-05 Qualcomm Incorporated Package with a substrate comprising periphery interconnects
CN113316330B (zh) * 2021-05-25 2022-07-22 中国电子科技集团公司第二十九研究所 基于多次层压的内埋合成网络基板叠层及设计方法
US12057379B2 (en) * 2021-09-03 2024-08-06 Cisco Technology, Inc. Optimized power delivery for multi-layer substrate
US12575448B2 (en) * 2021-09-23 2026-03-10 Intel Corporation Integrated circuit packages with on package memory architectures
US20230124098A1 (en) * 2021-10-18 2023-04-20 Intel Corporation Semiconductor package with warpage control
US20250246531A1 (en) * 2024-01-29 2025-07-31 Qualcomm Incorporated Integrated circuit (ic) package with die interconnects terminating at multiple metallization layers in a substrate to reduce spacing requirements between die interconnects

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2679681B2 (ja) 1995-04-28 1997-11-19 日本電気株式会社 半導体装置、半導体装置用パッケージ及びその製造方法
JP2000196240A (ja) * 1998-12-24 2000-07-14 Kyocera Corp 積層回路基板
US6384473B1 (en) 2000-05-16 2002-05-07 Sandia Corporation Microelectronic device package with an integral window
US6388207B1 (en) 2000-12-29 2002-05-14 Intel Corporation Electronic assembly with trench structures and methods of manufacture
US20030085055A1 (en) 2001-11-05 2003-05-08 Skinner Harry G Substrate design and process for reducing electromagnetic emission
US6780673B2 (en) 2002-06-12 2004-08-24 Texas Instruments Incorporated Method of forming a semiconductor device package using a plate layer surrounding contact pads
KR100489820B1 (ko) 2002-11-19 2005-05-16 삼성전기주식회사 세라믹 다층기판 및 그 제조방법
JP2004343098A (ja) * 2003-04-25 2004-12-02 Matsushita Electric Ind Co Ltd 多層プリント配線板、およびそれを用いた集積回路
JP2005056961A (ja) * 2003-07-31 2005-03-03 Ngk Spark Plug Co Ltd インターポーザ
JP2005191411A (ja) * 2003-12-26 2005-07-14 Matsushita Electric Ind Co Ltd 高周波集積回路装置
US20050212132A1 (en) 2004-03-25 2005-09-29 Min-Chih Hsuan Chip package and process thereof
US7312529B2 (en) * 2005-07-05 2007-12-25 International Business Machines Corporation Structure and method for producing multiple size interconnections
US7569422B2 (en) * 2006-08-11 2009-08-04 Megica Corporation Chip package and method for fabricating the same
US7425758B2 (en) 2006-08-28 2008-09-16 Micron Technology, Inc. Metal core foldover package structures
US7830004B2 (en) * 2006-10-27 2010-11-09 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging with base layers comprising alloy 42
JP4734282B2 (ja) * 2007-04-23 2011-07-27 株式会社日立製作所 半導体チップおよび半導体装置
JP2009130085A (ja) * 2007-11-22 2009-06-11 Nec Corp 半導体パッケージ
US7838395B2 (en) 2007-12-06 2010-11-23 Stats Chippac, Ltd. Semiconductor wafer level interconnect package utilizing conductive ring and pad for separate voltage supplies and method of making the same
CN102144289B (zh) * 2008-09-05 2015-08-05 三菱电机株式会社 高频电路封装件及传感器模块
US8901724B2 (en) * 2009-12-29 2014-12-02 Intel Corporation Semiconductor package with embedded die and its methods of fabrication
WO2011111300A1 (ja) * 2010-03-09 2011-09-15 パナソニック株式会社 側面に電極を有する半導体パッケージおよび半導体装置
JP5891585B2 (ja) 2011-01-24 2016-03-23 株式会社ソシオネクスト 半導体装置及び配線基板
US8937389B2 (en) * 2012-08-07 2015-01-20 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices comprising GSG interconnect structures

Also Published As

Publication number Publication date
KR102428876B1 (ko) 2022-08-02
JP6980530B2 (ja) 2021-12-15
EP3259777B1 (en) 2021-04-28
US20160240463A1 (en) 2016-08-18
WO2016134070A1 (en) 2016-08-25
US9691694B2 (en) 2017-06-27
JP2018511165A (ja) 2018-04-19
BR112017017604A2 (en) 2018-05-08
CN107251218A (zh) 2017-10-13
KR20170118084A (ko) 2017-10-24
SG11201705460VA (en) 2017-09-28
EP3259777A1 (en) 2017-12-27
BR112017017604B1 (pt) 2022-12-06

Similar Documents

Publication Publication Date Title
ES2877771T3 (es) Sustrato que comprende pilas de interconexiones, interconexión sobre la capa protectora contra soldadura e interconexión sobre la porción lateral del sustrato
CN107078101B (zh) 在封装层中包括硅桥接的集成器件封装
KR102541861B1 (ko) 리소-에칭가능 층에 브리지를 포함하는 통합 디바이스 패키지
US9496213B2 (en) Integrated device package comprising a magnetic core inductor with protective ring embedded in a package substrate
CN107004612B (zh) 在基板与管芯之间包括光敏填料的集成器件封装
US20160141234A1 (en) Integrated device package comprising silicon bridge in photo imageable layer
KR101971195B1 (ko) 패키지 기판 내에 임베딩된 인덕터
HK1243825A1 (en) Integrated device package comprising a magnetic core inductor with protective ring embedded in a package substrate
WO2015112510A1 (en) Toroid inductor in redistribution layers (rdl) of an integrated device
BR112016018580B1 (pt) Dispositivo integrado compreendendo matrizes empilhadas nas camadas de redistribuição
BR112018001783B1 (pt) Estrutura de pacote sobre pacote (pop) incluindo várias matrizes
CN107112310B (zh) 包括高性能封装间连接的层叠封装(pop)器件
TW202042362A (zh) 包含以一第一方向對齊之第一焊點互連件及以一第二方向對齊之第二焊點互連件之裝置
BR112018016132B1 (pt) Dispositivo integrado e método para fabricação de um dispositivo integrado
HK1242840A1 (en) Substrate comprising stacks of interconnects, interconnect on solder resist layer and interconnect on side portion of substrate