ES2052984T3 - Instalacion decodificadora-cmi y de recuperacion del impulso de reloj. - Google Patents

Instalacion decodificadora-cmi y de recuperacion del impulso de reloj.

Info

Publication number
ES2052984T3
ES2052984T3 ES90102250T ES90102250T ES2052984T3 ES 2052984 T3 ES2052984 T3 ES 2052984T3 ES 90102250 T ES90102250 T ES 90102250T ES 90102250 T ES90102250 T ES 90102250T ES 2052984 T3 ES2052984 T3 ES 2052984T3
Authority
ES
Spain
Prior art keywords
clock
cmi
elements
outside
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90102250T
Other languages
English (en)
Inventor
Jens-Peter Dipl-Ing Fh Eilken
Kurt Gasser
Horst-Ludwig Dipl-Ing Pfriem
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Application granted granted Critical
Publication of ES2052984T3 publication Critical patent/ES2052984T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/04—Conversion to or from representation by pulses the pulses having two levels
    • H03M5/06—Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
    • H03M5/12—Biphase level code, e.g. split phase code, Manchester code; Biphase space or mark code, e.g. double frequency code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0066—Detection of the synchronisation error by features other than the received signal transition detection of error based on transmission code rule

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Control And Other Processes For Unpacking Of Materials (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Cameras Adapted For Combination With Other Photographic Or Optical Apparatuses (AREA)

Abstract

PARA UNA INSTALACION DE DESCODIFICACION CMI Y DE RECUPERACION DEL RELOJ SE PROPONE UNA SOLUCION AMPLIAMENTE INTEGRABLE, QUE NO REQUIERE UN CIRCUITO INDEPENDIENTE PARA LA CORRECCION DE FASES Y PARA LA AMPLIFICACION Y QUE ADMITE UNA FLUCTUACION DE FASE EN TODO EL MARGEN DE FUNCIONAMIENTO. UN DESCODIFICADOR CMI (6,7,8) CONOCIDO SE COMBINA CON UNA INSTALACION DE RECUPERACION DEL RELOJ CON ELEMENTOS (6,10B,11B) CONOCIDOS Y CON ELEMENTOS (15,16B,17B) NUEVOS, QUE CONTIENE UN SISTEMA DE PUERTAS CAPAZ DE EXTRAER DE LA SEÑAL DE DATOS (D1) CON CODIFICACION CMI UNA CANTIDAD DE IMPULSOS DE RELOJ SUPERIOR A LA POSIBLE HASTA AHORA. CON EXCEPCION DE LOS ELEMENTOS DE RETARDO (6,15) Y DE UN CIRCUITO (12B) DE SELECCION DE LA FRECUENCIA DEL RELOJ, TODOS LOS ELEMENTOS SE HALLAN EN UN CIRCUITO INTEGRADO (18). IGUALMENTE CONTIENE TRANSFORMADORES (19,20,21,24,25) DEL NIVEL DE ENTRARA Y (22,23) DEL NIVEL DE SALIDA. LA INSTALACION SE PUEDE UTILIZAR EN EQUIPOS DIGITALES MULTIPLEX.
ES90102250T 1989-03-02 1990-02-05 Instalacion decodificadora-cmi y de recuperacion del impulso de reloj. Expired - Lifetime ES2052984T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3906696 1989-03-02

Publications (1)

Publication Number Publication Date
ES2052984T3 true ES2052984T3 (es) 1994-07-16

Family

ID=6375365

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90102250T Expired - Lifetime ES2052984T3 (es) 1989-03-02 1990-02-05 Instalacion decodificadora-cmi y de recuperacion del impulso de reloj.

Country Status (6)

Country Link
EP (1) EP0388615B1 (es)
AT (1) ATE105985T1 (es)
DE (1) DE59005703D1 (es)
DK (1) DK0388615T3 (es)
ES (1) ES2052984T3 (es)
NO (1) NO900989L (es)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2432246A1 (fr) * 1978-07-26 1980-02-22 Cit Alcatel Procede et circuit de decodage d'un signal binaire code en cmi
DE3310713A1 (de) * 1983-03-24 1984-09-27 ANT Nachrichtentechnik GmbH, 7150 Backnang Verfahren zum decodieren eines cmi-signals
DE3625589A1 (de) * 1986-07-29 1988-02-04 Siemens Ag Cmi-decoder
JP2550985B2 (ja) * 1987-04-21 1996-11-06 日本電気株式会社 Ｃｍｉ符号復号器
DE3723187A1 (de) * 1987-07-14 1989-01-26 Philips Patentverwaltung Digitales nachrichtenuebertragungssystem

Also Published As

Publication number Publication date
NO900989D0 (no) 1990-03-01
DK0388615T3 (da) 1994-06-27
DE59005703D1 (de) 1994-06-23
EP0388615B1 (de) 1994-05-18
EP0388615A1 (de) 1990-09-26
ATE105985T1 (de) 1994-06-15
NO900989L (no) 1990-09-03

Similar Documents

Publication Publication Date Title
JPS56152373A (en) Laser recording device
ATE122480T1 (de) Gerät zur fehlertoleranten digitaltaktierung.
KR870009387A (ko) 반도체 대규모 집적회로
ES2052984T3 (es) Instalacion decodificadora-cmi y de recuperacion del impulso de reloj.
GB1229349A (es)
JPS6453177A (en) Semiconductor integrated circuit device
CH618573B (de) Elektronisches zeitmessgeraet.
KR19990049424A (ko) 저전류 고속 스위칭회로
JPS5784441A (en) Photometric device
JPS57198593A (en) Memory circuit
SU434452A1 (ru) Устройство магнитной записи
DE59008629D1 (de) Synchronisierungseinrichtung für hohe Datenraten.
KR930004892Y1 (ko) 래치 장치
KR100280433B1 (ko) 플레이백 장치
JPS57106229A (en) Cmos multiinput storage circuit
JPS5761328A (en) Detection circuit of coincidence of changing point of two kinds of clock signal
JPS57211849A (en) Bit synchronizing circuit
SU660268A1 (ru) Счетчик
JPS5710532A (en) Integrated circuit
KR920015712A (ko) 선택적 펄스 발생회로 장치
JPS6476594A (en) Shift register circuit
KR910021048A (ko) Pcm 디코더의 데이터 다수결 판정 회로
JPS641322A (en) Delay circuit
KR950022076A (ko) 직렬통신회로
KR940024597A (ko) 듀얼포트 메모리장치의 시리얼데이타 입력장치.

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 388615

Country of ref document: ES