ES2041394T3 - Proceso para la fabricacion de taladros metalizados en un substrato dielectrico mediante deposicion en vacio de metales y el producto obtenido de esta manera. - Google Patents

Proceso para la fabricacion de taladros metalizados en un substrato dielectrico mediante deposicion en vacio de metales y el producto obtenido de esta manera.

Info

Publication number
ES2041394T3
ES2041394T3 ES198989200550T ES89200550T ES2041394T3 ES 2041394 T3 ES2041394 T3 ES 2041394T3 ES 198989200550 T ES198989200550 T ES 198989200550T ES 89200550 T ES89200550 T ES 89200550T ES 2041394 T3 ES2041394 T3 ES 2041394T3
Authority
ES
Spain
Prior art keywords
metals
dielectric substrate
metallic
drills
manufacture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES198989200550T
Other languages
English (en)
Inventor
Giampiero Ferraris
Tarcisio Cagnin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Telecomunicazioni SpA
Original Assignee
Siemens Telecomunicazioni SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Telecomunicazioni SpA filed Critical Siemens Telecomunicazioni SpA
Application granted granted Critical
Publication of ES2041394T3 publication Critical patent/ES2041394T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4076—Through-connections; Vertical interconnect access [VIA] connections by thin-film techniques
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0317—Thin film conductor layer; Thin film passive component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0352—Differences between the conductors of different layers of a multilayer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0361—Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388—Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/426—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates without metal

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Physical Vapour Deposition (AREA)
  • Laminated Bodies (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Abstract

SE DESCRIBE UN PROCEDIMIENTO PARA HACER ORIFICIOS METALIZADOS EN UN SUBSTRATO DIELECTRICO (1) QUE, DESPUES DEL CRECIMIENTO GALVANICO DE LAS TRAYECTORIAS CONDUCTORAS (6, 7) DELIMITADAS POR SUSTANCIAS FOTOENDURECIBLES (5) SOBRE EL SUBSTRATO (1), PROVOCA UNA FASE DE PERFORACION DEL SUBSTRATO (1) Y LA CREACION ELECTROGALVANICA DE REMACHES (11) SALIENDO DETRAS DE LOS BORDES DE LOS ORIFICIOS (9) EN LA PARTE ANTERIOR DEL SUBSTRATO (1). LUEGO SEGUIR LAS FASES DE COMPLETAR LAS TRAYECTORIAS CONDUCTORAS Y RESISTENTES (13, 14; 15, 16) EN LA PARTE ANTERIOR, DEPOSITO DE METALES (17) EN LA PARTE POSTERIOR, REFORZAR LOS REMACHES (11) Y DESARROLLO GALVANICO DE LA PARTE POSTERIOR Y DE LOS METALES (17) DEPOSITADOS DENTRO DE LOS ORIFICIOS (9).
ES198989200550T 1988-03-18 1989-03-06 Proceso para la fabricacion de taladros metalizados en un substrato dielectrico mediante deposicion en vacio de metales y el producto obtenido de esta manera. Expired - Lifetime ES2041394T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8819830A IT1216135B (it) 1988-03-18 1988-03-18 Dielettrico mediante deposizioni in processo per la realizzazione di vuoto di metalli, e relativo fori metallizzati in un substrato prodotto ottenuto.

Publications (1)

Publication Number Publication Date
ES2041394T3 true ES2041394T3 (es) 1993-11-16

Family

ID=11161637

Family Applications (1)

Application Number Title Priority Date Filing Date
ES198989200550T Expired - Lifetime ES2041394T3 (es) 1988-03-18 1989-03-06 Proceso para la fabricacion de taladros metalizados en un substrato dielectrico mediante deposicion en vacio de metales y el producto obtenido de esta manera.

Country Status (9)

Country Link
US (1) US5011761A (es)
EP (1) EP0333252B1 (es)
AT (1) ATE91061T1 (es)
AU (1) AU618584B2 (es)
DE (1) DE68907237T2 (es)
ES (1) ES2041394T3 (es)
IT (1) IT1216135B (es)
NO (1) NO175610C (es)
ZA (1) ZA891890B (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5584956A (en) * 1992-12-09 1996-12-17 University Of Iowa Research Foundation Method for producing conductive or insulating feedthroughs in a substrate
ATE162924T1 (de) * 1993-12-22 1998-02-15 Italtel Spa Verfahren zur herstellung von metallisierten löchern in dielektrischen substraten mit untereinander verbundenen dünnschichtleiter- und/oder widerstandsbahnen
DE19524099A1 (de) * 1995-07-01 1997-01-02 Karlsruhe Forschzent Verfahren zur Herstellung von Formeinsätzen
US7479304B2 (en) * 2002-02-14 2009-01-20 Applied Materials, Inc. Gas distribution plate fabricated from a solid yttrium oxide-comprising substrate
ITTO20030846A1 (it) * 2003-10-28 2005-04-29 Intier Automotive Closures Spa Procedimento per la realizzazione di un corpo di supporto per una serratura di un autoveicolo e corpo di supporto cosi' ottenuto.
US10242888B2 (en) 2007-04-27 2019-03-26 Applied Materials, Inc. Semiconductor processing apparatus with a ceramic-comprising surface which exhibits fracture toughness and halogen plasma resistance
US10622194B2 (en) 2007-04-27 2020-04-14 Applied Materials, Inc. Bulk sintered solid solution ceramic which exhibits fracture toughness and halogen plasma resistance

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4226932A (en) * 1979-07-05 1980-10-07 Gte Automatic Electric Laboratories Incorporated Titanium nitride as one layer of a multi-layered coating intended to be etched
DE3427015A1 (de) * 1984-07-21 1986-01-30 Nippon Mektron, Ltd., Tokio/Tokyo Verfahren zur herstellung von durchkontaktierungen in gedruckten schaltungen
IT1191680B (it) * 1986-03-19 1988-03-23 Gte Telecom Spa Processo per la realizzazione di fori metallizzati in un substrato dotato di cammini conduttivi e resistivi,e prodotto ottenuto con il processo suddetto
IT1197776B (it) * 1986-07-15 1988-12-06 Gte Telecom Spa Processo per l'ottenimento di circuiti passivi a strato sottile con linee resistive a differenti resistenze di strato e circuito passivo realizzato con il processo suddetto

Also Published As

Publication number Publication date
NO175610B (no) 1994-07-25
EP0333252B1 (en) 1993-06-23
ATE91061T1 (de) 1993-07-15
DE68907237D1 (de) 1993-07-29
AU3117989A (en) 1989-09-21
AU618584B2 (en) 1992-01-02
NO891153L (no) 1989-09-19
EP0333252A2 (en) 1989-09-20
EP0333252A3 (en) 1990-09-05
NO175610C (no) 1994-11-02
US5011761A (en) 1991-04-30
IT8819830A0 (it) 1988-03-18
DE68907237T2 (de) 1993-12-02
ZA891890B (en) 1989-11-29
IT1216135B (it) 1990-02-22
NO891153D0 (no) 1989-03-16

Similar Documents

Publication Publication Date Title
ES2041394T3 (es) Proceso para la fabricacion de taladros metalizados en un substrato dielectrico mediante deposicion en vacio de metales y el producto obtenido de esta manera.
CN102124409B (zh) 通过uv-liga技术制造多层级金属部件的方法
EP0432090A2 (de) Verfahren zur Herstellung einer Beschichtung und Werkstück beschichtet nach dem Verfahren
MY123948A (en) Integrated manufacturing packaging process
DE3408848C2 (es)
BR0109887A (pt) Processo de galvonoplastia direta de um substrato plástico, e, substrato plástico
EP0269112A3 (en) Method of forming a thin crystalline metal film
GB2003660A (en) Deposition of material on a substrate
JP2598194B2 (ja) 電気かみそり用外刃
JPS6465092A (en) Formation of thin diamond film
AU2002364794A8 (en) Improved method for coating a support
JPH05279854A (ja) ダイヤモンド膜の形成方法
JPS6475659A (en) Multicoloration method for metallic surface
JP2002038266A (ja) 立体基板へのスパッタリング成膜装置及び成膜方法
US2556706A (en) Method of forming masks for articles having intaglio designs
Ray Production of Activated Electrolytic Nickel for Use as Anode
WO1994000618A1 (en) Process for laminating metal for emi-blocking over plastic
DE19837516B4 (de) Verfahren und Vorrichtung zur Ausbildung einer dünnen Schicht
JPS5447835A (en) Metal vaccum depositing method
Verkhoturov et al. Electrospark Alloying of the Surfaces of Titanium Alloy VT 9
JPS6439368A (en) Thin film forming vacuum device
IT1265414B1 (it) Processo per la realizzazione di fori metallizzati in substrati dielettrici comprendenti percorsi conduttivi e/o resistivi in film
Yamashita et al. Morphology of Gold Film Electrodeposited by Pulsed Current
SMITH et al. Star tracking reticles and process for the production thereof(Method for producing reticles for use in outer space)[Patent Application]
JPS57105425A (en) Method for forming metallic film on fluorine-containing olefin resin molded article

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 333252

Country of ref document: ES