NO175610C - Fremgangsmåte for å fremstille metalliserte hull i et dielektrisk substrat med vakuumavsetning av metaller og produkter fremstilt derved - Google Patents
Fremgangsmåte for å fremstille metalliserte hull i et dielektrisk substrat med vakuumavsetning av metaller og produkter fremstilt dervedInfo
- Publication number
- NO175610C NO175610C NO891153A NO891153A NO175610C NO 175610 C NO175610 C NO 175610C NO 891153 A NO891153 A NO 891153A NO 891153 A NO891153 A NO 891153A NO 175610 C NO175610 C NO 175610C
- Authority
- NO
- Norway
- Prior art keywords
- metals
- dielectric substrate
- vacuum deposition
- substrate
- products prepared
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4076—Through-connections; Vertical interconnect access [VIA] connections by thin-film techniques
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0302—Properties and characteristics in general
- H05K2201/0317—Thin film conductor layer; Thin film passive component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0352—Differences between the conductors of different layers of a multilayer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0361—Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/388—Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/426—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates without metal
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Physical Vapour Deposition (AREA)
- Laminated Bodies (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8819830A IT1216135B (it) | 1988-03-18 | 1988-03-18 | Dielettrico mediante deposizioni in processo per la realizzazione di vuoto di metalli, e relativo fori metallizzati in un substrato prodotto ottenuto. |
Publications (4)
Publication Number | Publication Date |
---|---|
NO891153D0 NO891153D0 (no) | 1989-03-16 |
NO891153L NO891153L (no) | 1989-09-19 |
NO175610B NO175610B (no) | 1994-07-25 |
NO175610C true NO175610C (no) | 1994-11-02 |
Family
ID=11161637
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO891153A NO175610C (no) | 1988-03-18 | 1989-03-16 | Fremgangsmåte for å fremstille metalliserte hull i et dielektrisk substrat med vakuumavsetning av metaller og produkter fremstilt derved |
Country Status (9)
Country | Link |
---|---|
US (1) | US5011761A (es) |
EP (1) | EP0333252B1 (es) |
AT (1) | ATE91061T1 (es) |
AU (1) | AU618584B2 (es) |
DE (1) | DE68907237T2 (es) |
ES (1) | ES2041394T3 (es) |
IT (1) | IT1216135B (es) |
NO (1) | NO175610C (es) |
ZA (1) | ZA891890B (es) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5584956A (en) * | 1992-12-09 | 1996-12-17 | University Of Iowa Research Foundation | Method for producing conductive or insulating feedthroughs in a substrate |
ATE162924T1 (de) * | 1993-12-22 | 1998-02-15 | Italtel Spa | Verfahren zur herstellung von metallisierten löchern in dielektrischen substraten mit untereinander verbundenen dünnschichtleiter- und/oder widerstandsbahnen |
DE19524099A1 (de) * | 1995-07-01 | 1997-01-02 | Karlsruhe Forschzent | Verfahren zur Herstellung von Formeinsätzen |
US7479304B2 (en) * | 2002-02-14 | 2009-01-20 | Applied Materials, Inc. | Gas distribution plate fabricated from a solid yttrium oxide-comprising substrate |
ITTO20030846A1 (it) * | 2003-10-28 | 2005-04-29 | Intier Automotive Closures Spa | Procedimento per la realizzazione di un corpo di supporto per una serratura di un autoveicolo e corpo di supporto cosi' ottenuto. |
US10622194B2 (en) | 2007-04-27 | 2020-04-14 | Applied Materials, Inc. | Bulk sintered solid solution ceramic which exhibits fracture toughness and halogen plasma resistance |
US10242888B2 (en) | 2007-04-27 | 2019-03-26 | Applied Materials, Inc. | Semiconductor processing apparatus with a ceramic-comprising surface which exhibits fracture toughness and halogen plasma resistance |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4226932A (en) * | 1979-07-05 | 1980-10-07 | Gte Automatic Electric Laboratories Incorporated | Titanium nitride as one layer of a multi-layered coating intended to be etched |
DE3427015A1 (de) * | 1984-07-21 | 1986-01-30 | Nippon Mektron, Ltd., Tokio/Tokyo | Verfahren zur herstellung von durchkontaktierungen in gedruckten schaltungen |
IT1191680B (it) * | 1986-03-19 | 1988-03-23 | Gte Telecom Spa | Processo per la realizzazione di fori metallizzati in un substrato dotato di cammini conduttivi e resistivi,e prodotto ottenuto con il processo suddetto |
IT1197776B (it) * | 1986-07-15 | 1988-12-06 | Gte Telecom Spa | Processo per l'ottenimento di circuiti passivi a strato sottile con linee resistive a differenti resistenze di strato e circuito passivo realizzato con il processo suddetto |
-
1988
- 1988-03-18 IT IT8819830A patent/IT1216135B/it active
-
1989
- 1989-02-27 US US07/316,365 patent/US5011761A/en not_active Expired - Fee Related
- 1989-03-06 ES ES198989200550T patent/ES2041394T3/es not_active Expired - Lifetime
- 1989-03-06 DE DE89200550T patent/DE68907237T2/de not_active Expired - Fee Related
- 1989-03-06 AT AT89200550T patent/ATE91061T1/de not_active IP Right Cessation
- 1989-03-06 EP EP89200550A patent/EP0333252B1/en not_active Expired - Lifetime
- 1989-03-09 AU AU31179/89A patent/AU618584B2/en not_active Ceased
- 1989-03-13 ZA ZA891890A patent/ZA891890B/xx unknown
- 1989-03-16 NO NO891153A patent/NO175610C/no unknown
Also Published As
Publication number | Publication date |
---|---|
NO175610B (no) | 1994-07-25 |
ES2041394T3 (es) | 1993-11-16 |
IT1216135B (it) | 1990-02-22 |
AU3117989A (en) | 1989-09-21 |
EP0333252A2 (en) | 1989-09-20 |
IT8819830A0 (it) | 1988-03-18 |
NO891153L (no) | 1989-09-19 |
AU618584B2 (en) | 1992-01-02 |
US5011761A (en) | 1991-04-30 |
ZA891890B (en) | 1989-11-29 |
EP0333252A3 (en) | 1990-09-05 |
DE68907237D1 (de) | 1993-07-29 |
DE68907237T2 (de) | 1993-12-02 |
NO891153D0 (no) | 1989-03-16 |
EP0333252B1 (en) | 1993-06-23 |
ATE91061T1 (de) | 1993-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0850758A3 (en) | Method for preparing and using a screen printing stencil having raised edges | |
EP0238024A3 (en) | Depositing tungsten on a semiconductor substrate | |
DE3787399D1 (de) | Verfahren zum Herstellen eines keramischen Mehrshictsubstrates mit massivem nicht-porösem Metall-Leiter. | |
DE59101796D1 (de) | Anordnung zum Beschichten von Substraten mit Magnetronkathoden. | |
AU7374787A (en) | Process for making substrates for printed circuit boards | |
EP0326077A3 (en) | Circuit board | |
DE3784213D1 (de) | Elektronischer apparat mit einem keramischen substrat. | |
NO175610C (no) | Fremgangsmåte for å fremstille metalliserte hull i et dielektrisk substrat med vakuumavsetning av metaller og produkter fremstilt derved | |
FR2599558B1 (fr) | Procede de realisation d'un dispositif semi-conducteur, incluant le depot en phase vapeur de couches sur un substrat | |
GB9207054D0 (en) | Methods of manufacturing perforated foils | |
EP0265629A3 (en) | Printed circuit card fabrication process with nickel overplate | |
DE3567990D1 (en) | Photolythographic process for thick film paste deposited on a substrate | |
IL89407A0 (en) | Resistive metal layers for circuit boards,circuit boards containing the same and methods and plating baths for electrodepositing a resistive layer | |
DE3778333D1 (de) | Schaltungsanordnung eines phasenregelkreises. | |
DE69408298D1 (de) | Verfahren zur Herstellung von metallisierten Löchern in dielektrischen Substraten mit untereinander verbundenen Dünnschichtleiter- und/oder Widerstandsbahnen | |
ES2003233A6 (es) | Un metodo para fabricar una placa de circuito impreso y placa correspondiente | |
IT8619803A0 (it) | Processo per la realizzazione di fori metallizzati in un substrato dotato di cammini conduttivi e resistivi, e prodotto ottenuto con il processo suddetto. | |
EP0261301A3 (en) | Process for the preparation of circuit-printed board having plated through-hole | |
DE68923980D1 (de) | Substrat zum Herstellen einer Dickschichtschaltung. | |
DE3684839D1 (de) | Frequenz-synthesierer nach der art einer phasenregelschleife mit einer bemusterungsschaltung. | |
DE69010236D1 (de) | Elektrolytisches Niederschlagsverfahren auf ein Halbeitersubstrat. | |
GB1521860A (en) | Method of electro depositing a conducting pattern on a substrate | |
AU7414887A (en) | Phase-locked loop circuit | |
Kuznetsov et al. | Coherent Phase Diagram of Four-Component Systems Based on A exp III B exp V Compounds | |
GEMAN | Sieves for nonparametric estimation of densities and regressions[Interim Technical Report] |