EP3666527B1 - Puce et cartouche d'encre - Google Patents

Puce et cartouche d'encre Download PDF

Info

Publication number
EP3666527B1
EP3666527B1 EP18865563.3A EP18865563A EP3666527B1 EP 3666527 B1 EP3666527 B1 EP 3666527B1 EP 18865563 A EP18865563 A EP 18865563A EP 3666527 B1 EP3666527 B1 EP 3666527B1
Authority
EP
European Patent Office
Prior art keywords
contact portions
terminals
line
chip
installation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP18865563.3A
Other languages
German (de)
English (en)
Other versions
EP3666527A4 (fr
EP3666527A1 (fr
Inventor
Zehua KANG
Zhizheng Jia
Yongqun QIU
Jingzhang XIA
Weijian Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Ninestar Management Co Ltd
Original Assignee
Zhuhai Ninestar Management Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhuhai Ninestar Management Co Ltd filed Critical Zhuhai Ninestar Management Co Ltd
Publication of EP3666527A1 publication Critical patent/EP3666527A1/fr
Publication of EP3666527A4 publication Critical patent/EP3666527A4/fr
Application granted granted Critical
Publication of EP3666527B1 publication Critical patent/EP3666527B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17526—Electrical contacts to the cartridge
    • B41J2/1753—Details of contacts on the cartridge, e.g. protection of contacts
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17543—Cartridge presence detection or type identification
    • B41J2/17546—Cartridge presence detection or type identification electronically
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/1752—Mounting within the printer
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/1752—Mounting within the printer
    • B41J2/17523—Ink connection

Definitions

  • the present invention relates to the field of ink-jet printer technologies, and in particular, to a chip and an ink cartridge.
  • US9370934B2 discloses a circuit board for electrically connecting to apparatus-side terminals of cartridge attachment unit of inkjet printer.
  • an ink cartridge is provided with a chip for storing manufacturer information, ink volume information, ink cartridge type information, ink color information, and the like.
  • the chip for the ink cartridge plays a decisive role in normal operation of the ink-jet printer.
  • FIG. 1 is a schematic diagram before an ink cartridge 10 is installed in an installation portion 90.
  • FIG. 2 is a schematic diagram of a chip 20 in the prior art.
  • the installation portion 90 is a component of a printer, used for receiving one or more ink cartridges 10.
  • the ink cartridge 10 is detachably installed in the installation portion 90 along an installation direction P.
  • the ink cartridge 10 includes the chip 20, a handle 30, an ink outlet 40, and a cartridge body 50.
  • the installation portion 90 has a stylus portion 91 and an ink supply portion 92.
  • Ink is stored in the cartridge body 50, and flows through the ink outlet 40 to the ink supply portion 92, so that the ink supply portion 92 may supply the ink to a print head, and the ink can be used for performing printing actions.
  • the chip 20 has a terminal group 200.
  • the terminal group 200 may be in contact with and electrically connected to a stylus 91a of the stylus portion 91 for mutual transmission of electrical signals.
  • the handle 30 is used for fastening the ink cartridge 10 to the installation portion 90, to prevent the ink cartridge 10 from getting out of the installation portion 90.
  • the chip 20 in the prior art has a substrate 20a, the terminal group 200 disposed on the substrate 20a, and a memory (not shown in the figure).
  • the terminal group 200 includes nine terminals 201 to 209.
  • the nine terminals are classified into first terminals 201, 204, 205, and 209, and second terminals 202, 203, and 206 to 208.
  • the first terminals are terminals used for installation detection when the ink cartridge 10 is installed in the installation portion 90.
  • the second terminals are terminals other than the first terminals. At least some of the second terminals are used for connecting to the memory of the chip 20.
  • the nine terminals 201 to 209 respectively include contact portions 201a to 209a in contact with the stylus 91a.
  • the nine contact portions 201a to 209a are arranged in two lines (a first line L1 and a second line L2) in the installation direction P, and in a width direction T perpendicular to the installation direction P, the nine contact portions 201a to 209a are arranged staggered.
  • Contact portions 201a and 204a of the terminals 201 and 204 in the first terminals and second contact portions 202a and 203a of the terminals 202 and 203 in the second terminals are disposed in the first line LI, and the contact portions 201a and 204a are located at two ends in the width direction T of the first line LI respectively.
  • Contact portions 205a and 209a of the terminals 205 and 209 in the first terminals and second contact portions 206a to 208a of the terminals 206 to 208 in the second terminals are disposed in the second line L2, and the contact portions 205a and 209a are located at two ends in the width direction T of the second line L2 respectively.
  • signal interference is caused between an installation detection signal on the first terminals and a signal on the second terminals, and an interfered-with terminal may mistake the interference for a data signal (for example, the high voltage of 42 V at the first terminals may generate a burr wave on a neighboring terminal and thus the terminal may mistake the burr wave for a data signal). Due to the signal interference between the first terminals and the second terminals, the terminals may be subject to an erroneous data signal, and the terminal group 200 of the chip 20 cannot work normally.
  • the present invention provides a chip and an ink cartridge, to resolve a technical problem of mutual signal interference between terminals in the prior art.
  • a first aspect of embodiments of the present invention provides a chip.
  • the chip is used for being installed on an ink cartridge, and the ink cartridge is used for being installed in an installation portion of a printer along an installation direction.
  • the chip includes a memory, first contact portions used for installation detection, and second contact portions. At least one second contact portion is electrically connected to the memory. The first contact portions and the second contact portions are respectively in contact with a stylus in the printer.
  • the first contact portions are arranged in a plurality of lines in the installation direction.
  • one or more lines formed by the second contact portions are disposed between the plurality of lines formed by the first contact portions, or the plurality of lines formed by the first contact portions are disposed between a plurality of lines formed by the second contact portions.
  • the first contact portions and the second contact portions are arranged in different lines.
  • the first contact portions include a first group of installation detection contact portions connected to each other and a second group of installation detection contact portions connected to each other.
  • the first group of installation detection contact portions and the second group of installation detection contact portions are arranged in a plurality of lines in the installation direction.
  • the first group of installation detection contact portions forms a first line in the installation direction.
  • the second group of installation detection contact portions forms a second line in the installation direction.
  • the one or more lines formed by the second contact portions are disposed between the first line and the second line.
  • the first group of installation detection contact portions are connected by a wire
  • the second group of installation detection contact portions are connected by a resistor.
  • a voltage applied to the second group of installation detection contact portions is greater than a voltage of the first group of installation detection contact portions.
  • the second contact portions include a ground contact portion not connected to the memory, and further include a power supply contact portion, a data contact portion and a reset contact portion that are connected to the memory.
  • the chip includes a plurality of first terminals and a plurality of second terminals.
  • the plurality of first contact portions are disposed on the plurality of first terminals, and the plurality of second contact portions are disposed on the plurality of second terminals.
  • the chip includes the plurality of first terminals and the plurality of second terminals.
  • one or more lines formed by the second terminals are disposed between a plurality of lines formed by the first terminals.
  • the plurality of lines formed by the first contact portions are spaced from the one or more lines of the second contact portions.
  • the plurality of lines of the first contact portions are each spaced from the plurality of lines of the second contact portions.
  • the first contact portions form the first line and the second line.
  • the second contact portions form a third line and a fourth line.
  • the first line and the second line are each spaced from the third line and the fourth line.
  • the second line is closer to a front end side of the installation direction than the third line and the fourth line.
  • the fourth line is closer to a front end side of the installation direction than the first line and the second line.
  • the chip includes a first part and a second part.
  • the first part and the second part are made of two circuit substrates.
  • the first part and the second part are made of the substrates of different materials.
  • the second part is made of conductive silicon or a conductive metal material.
  • the second contact portions are disposed on the first part, and the first contact portions are disposed on the second part.
  • the chip further includes a through portion.
  • the through portion penetrates the chip in a thickness direction of the chip.
  • the chip further includes a substrate.
  • the first contact portions are more protruded relative to the substrate than the second contact portions.
  • the first part is provided with terminal-holes for terminals provided with contact portions on the second part to penetrate and the terminals are protruded relative to the first part.
  • the first contact portions form the first line and the second line.
  • the second contact portions form the third line and the fourth line.
  • the first line and the second line are disposed between the third line and the fourth line.
  • the second group of installation detection contact portions are located on an outermost side of all contact portions, and the first group of installation detection contact portions are located on a second outermost side of all the contact portions.
  • the first contact portions are located closer to a front end of the installation direction than the second contact portions, and the front end is a downstream side of the installation direction.
  • a distance between each two first contact portions, a distance between each two second contact portions, and a distance between each first contact portion and each second contact portion are greater than or equal to a preset distance threshold.
  • a second aspect of the embodiments of the present invention provides an ink cartridge, including the chip according to any of the above.
  • the technical solutions achieve beneficial effects as follows: In the installation direction, the one or more lines formed by the second contact portions are disposed between the plurality of lines formed by the first contact portions, and the plurality of lines formed by the first contact portions are disposed between the plurality of lines formed by the second contact portions. That is, the first contact portions and the second contact portions are arranged in different lines. This structure helps reduce burr waves generated due to non-contact electromagnetic interference caused by a voltage difference between the first contact portions and the second contact portions, and free the terminals of an erroneous data signal, thereby ensuring that the chip works normally.
  • FIG. 17 is a structural diagram of a chip according to a second implementation of Embodiment 4.
  • FIG. 1 is a schematic diagram before an ink cartridge 10 is installed in an installation portion 90.
  • the installation portion 90 is a component of a printer, used for receiving one or more ink cartridges 10.
  • the ink cartridge 10 is detachably installed in the installation portion 90 along an installation direction P.
  • a chip 20 is installed on the ink cartridge 10.
  • the ink cartridge 10 includes the chip 20, a handle 30, an ink outlet 40, and a cartridge body 50.
  • the installation portion 90 has a stylus portion 91 and an ink supply portion 92.
  • Ink is stored in the cartridge body 50, and flows through the ink outlet 40 to the ink supply portion 92, so that the ink supply portion 92 may supply the ink to a print head, and the ink can be used for performing printing actions.
  • the chip 20 has a terminal group 200.
  • the terminal group 200 may be electrically connected to a stylus 91a of the stylus portion 91 for mutual transmission of electrical signals.
  • the handle 30 is used for fastening the ink cartridge 10 to the installation portion 90, to prevent the ink cartridge 10 from getting out of the installation portion 90.
  • FIG. 3 is a schematic diagram of a chip according to Embodiment 1.
  • the chip 20 has a substrate 20a, the terminal group 200 disposed on the substrate 20a, and a memory (not shown in the figure).
  • the chip may include the terminal group 200, including nine terminals 201 to 209.
  • the nine terminals are classified into first terminals 201, 204, 205, and 209, and second terminals 202, 203, and 206 to 208.
  • the first terminals are terminals used for installation detection when the ink cartridge 10 is installed in the installation portion 90.
  • the second terminals are terminals other than the first terminals. At least some of the second terminals are used for connecting to the memory of the chip 20.
  • the nine terminals 201 to 209 respectively include contact portions 201a to 209a in contact with the stylus 91a.
  • First contact portions 201a, 204a, 205a, and 209a are disposed on the first terminals 201, 204, 205, and 209.
  • Second contact portions (reference numerals of the contact portions are not shown in the figure) are disposed on the second terminals 202, 203, and 206 to 208.
  • the first contact portions are arranged in a plurality of lines in the installation direction P. That is, the first contact portions 201a, 204a, 205a, and 209a form a line L11 and a line L12.
  • the second contact portions on the second terminals 202, 203, and 206 to 208 are arranged in a line in the installation direction P, and form a line L21.
  • the second contact portions on the second terminals 202, 203, and 206 to 208 may alternatively be arranged in a plurality of lines.
  • FIG. 3 is merely used to describe an example that the second contact portions are arranged in the line L21.
  • the line L21, the line L11, and the line L12 are spaced in the installation direction P. That is, the line L21, the line L11, and the line L12 are arranged in different lines in the installation direction P, and the line L21 is located between the line L11 and the line L12. In the installation direction P, as shown in FIG.
  • the line L21 of the second contact portions may be located between the line L11 and the line L12 that are formed by the first contact portions.
  • the line L11 and the line L12 of the first contact portions may be located between a line L21 and a line L22 that are formed by the second contact portions.
  • the one or more lines formed by the second contact portions are disposed between the plurality of lines formed by the first contact portions.
  • the plurality of lines formed by the first contact portions are disposed between the plurality of lines formed by the second contact portions. This structure helps reduce burr waves generated due to non-contact electromagnetic interference caused by a voltage difference between the first contact portions and the second contact portions, and free the terminals of an erroneous data signal, thereby ensuring that the chip works normally.
  • the first contact portions 201a, 204a, 205a, and 209a may include a first group 200a of installation detection contact portions (201a and 204a) connected to each other and a second group 200b of installation detection contact portions (205a and 209a) connected to each other.
  • the first group 200a of installation detection contact portions (201a and 204a) and the second group 200b of installation detection contact portions (205a and 209a) are arranged in a plurality of lines in the installation direction P. Specifically, as shown in FIG. 3 , the first group 200a of installation detection contact portions (201a and 204a) forms a first line L11 in the installation direction.
  • the second group 200b of installation detection contact portions (205a and 209a) forms a second line L12 in the installation direction P.
  • the one line (L21) or the plurality of lines formed by the second contact portions is disposed between the first line L11 and the second line L12.
  • the first group of installation detection contact portions 201a and 204a forms the line L11
  • the second group of installation detection contact portions 205a and 209a forms the line L12.
  • the first contact portions are divided into groups and arranged in lines, so that the terminal group 200 may have a larger design space, and a layout is better performed on the substrate 20a.
  • the first group 200a of installation detection contact portions (201a and 204a) are connected by a wire
  • the second group 200b of installation detection contact portions (205a and 209a) are connected by a resistor.
  • a voltage applied to the second group 200b of installation detection contact portions (205a and 209a) is greater than a voltage of the first group 200a of installation detection contact portions (201a and 204a).
  • the first terminals 201, 204, 205, and 209 are divided into two groups during installation detection.
  • a first installation detection terminal 201 and a second installation detection terminal 204 form a first group of installation detection terminals.
  • the first contact portions 201a and 204a on the first group of installation detection terminals are connected to each other to form the first group 200a of installation detection contact portions.
  • a third installation detection terminal 205 and a fourth installation detection terminal 209 form a second group of installation detection terminals.
  • the first contact portions 205a and 209a on the second group of installation detection terminals are connected to each other to form the second group 200b of installation detection contact portions.
  • the printer inputs a voltage of 2.4 V to the first group of installation detection terminals 201 and 204, and inputs a voltage of 42 V to the second group of installation detection terminals 205 and 209.
  • the printer inputs a voltage of 3.3 V to terminals connected to the memory in the second terminals 202, 203, and 206 to 208, to maintain signal transmission between the chip 20 and the printer.
  • the first contact portions and the second contact portions form the line L11, the line L12, and the line L21.
  • the line L11, the line L12, and the line L21 are spaced in the installation direction P, that is, are in different lines, and are separated and independent. This structure helps reduce burr waves generated due to non-contact electromagnetic interference caused by a voltage difference between the first group 200a of installation detection contact portions, the second group 200b of installation detection contact portions, and the second contact portions with different input voltages, and free the terminals of an erroneous data signal, thereby ensuring that the chip works normally.
  • the second contact portions include a ground contact portion (a contact portion on the terminal 207) not connected to the memory (not shown in the figure), and further include a power supply contact portion (a contact portion on the terminal 206), a data contact portion (a contact portion on the terminal 208), and a reset contact portion (a contact portion on the terminal 202) that are connected to the memory.
  • terminals in the terminal group 200 are as follows:
  • the terminals 202, 203, and 206 to 208 are connected to the memory for exchanging electrical signals with the printer, and work at the voltage of 3.3 V.
  • the terminal 207 is a ground terminal, and has a voltage of 0 V.
  • the terminal 207 is not connected to the memory.
  • a person skill in the art may understand that the terminal group 200 may alternatively not include the terminal 207.
  • a larger voltage difference between terminals makes it easier for the terminals to affect each other. Signal interference easily occurs, the terminals are easily subject to an erroneous signal, and normal operation cannot be performed.
  • a voltage difference between the second group of installation detection terminals 205 and 209 (with the voltage of 42 V input) and the second terminals (with 3.3 V input) is larger. Therefore, the line L12 may be disposed on a front end side of the installation direction P, namely, an outermost side of the terminal group 200.
  • the first group of installation detection terminals 201 and 204 (with 2.4 V input) having a smaller voltage difference from the second terminals is disposed in the line L11.
  • an input voltage of the line L11 is 2.4 V
  • an input voltage of the line L21 is 3.3 V
  • an input voltage of the line L12 is 42 V
  • the voltages are arranged from low to high. That is, the plurality of lines of the first contact portions and/or the second contact portions are sequentially arranged according to the input voltages of the portions, so that a voltage difference between each two lines is as low as possible. This reduces burr waves generated due to non-contact electromagnetic interference caused by a voltage difference, and further helps free the terminals of an erroneous data signal, thereby ensuring that the chip works normally.
  • first contact portions 201a, 204a, 205a, and 209a in FIG. 3 are laid out and form a quadrangle, and the second terminals or the second contact portions on the second terminals are disposed within the quadrangle surrounded by the first contact portions 201a, 204a, 205a, and 209a, thereby ensuring that the second terminals are in good contact with the stylus.
  • the first contact portions used for installation detection are on the outermost side of the terminal group 200, in the process of installing the ink cartridge 10, if the chip 20 and the stylus 91a of the printer finish the installation detection, it indicates that all the installation detection terminals (the first terminals) are in good connection, and it can be ensured that all positions within the polygon formed by the first contact portions are in good contact. Further, a quantity of the first contact portions may be any of more than three, and the beneficial effects can be achieved as long as the second contact portions are located within the polygon formed by the first contact portions.
  • the line L12 formed by the first contact portions 205a and 209a of the first terminals 205 and 209 is located closer to a front end of the installation direction P than the line L21 in which the second contact portions are located.
  • the front end is a downstream side of the installation direction P.
  • the stylus 91a is first in contact with the terminals that perform installation detection, and then in contact with the terminals connected to the memory, to avoid a case that the chip 20 is erroneously installed or the terminals connected to the memory are erroneously connected.
  • the second group 200b of installation detection contact portions are located on an outermost side of all the contact portions, and the first group 200a of installation detection contact portions are located on a second outermost side of all the contact portions. As shown in FIG.
  • the first contact portions 205a and 209a of the second group 200b of installation detection contact portions are located on the outermost side in the perpendicular direction T
  • the first contact portions 201a and 204a of the first group 200a of installation detection contact portions are located on the second outermost side
  • the second terminals 202, 203, and 206 to 208 on which the remaining second contact portions are located are on an innermost side.
  • This layout can also implement that the terminals to which a highest voltage is input (the terminals 205 and 209 have a voltage of 42 V input) are located on the outermost side, the terminals to which a second highest voltage is input (the terminals 201 and 204 have a voltage of 2.4 V input) are located on the second outermost side, and the terminals to which a lower voltage is input (the second terminals have a voltage of 3.3 V input) are located on the innermost side, so that the voltage difference between neighboring terminals is as low as possible.
  • FIG. 4 is a schematic diagram of contact portions of a chip according to Embodiment 2.
  • FIG. 5 is a schematic diagram of a first chip according to Embodiment 2.
  • FIG. 6 is a schematic diagram of a first chip according to Embodiment 2.
  • FIG. 4 omits terminals on the chip, which is a schematic diagram showing only the contact portions.
  • FIG. 5 and FIG. 6 are schematic diagrams of two chips respectively.
  • FIG. 7a and FIG. 7b are structural diagrams of a chip according to a first implementation of Embodiment 2.
  • FIG. 8 is a structural diagram of a chip according to a second implementation of Embodiment 2. As shown in FIG. 4 to FIG.
  • first contact portions 201a, 204a, 205a, and 209a of first terminals 201, 204, 205, and 209 form a line L11 and a line L12.
  • Second contact portions 202a, 203a, and 206a to 208a of second terminals 202, 203, and 206 to 208 form a line L21 and a line L22 in an installation direction P.
  • One line or the plurality of lines (the line L21 and the line L22) formed by the second contact portions is disposed between the plurality of lines (the line L11 and the line L12) formed by the first contact portions.
  • the plurality of lines (the line L11 and the line L12) formed by the first contact portions are disposed between the plurality of lines (the line L21 and the line L22) formed by the second contact portions, which can still achieve beneficial effects of the present application.
  • the plurality of lines (the line L11 and the line L12) formed by the first contact portions are each spaced from the plurality of lines (the line L21 and the line L22) of the second contact portions. That is, in the installation direction P, the first contact portions form a first line L11 and a second line L12, and the second contact portions form a third line L21 and a fourth line L22.
  • the first line L11 and the second line L12 are each spaced from the third line L21 and the fourth line L22. In this way, the first contact portions and the second contact portions sequentially form the line L21, the line L11, the line L22, and the line L12.
  • the first terminals and the second terminals namely, the first contact portions and the second contact portions are spaced from each other, so that the terminals have a larger design space, which helps increase the space between the terminals, and reduce electromagnetic mutual interference between the terminals.
  • the second line (the line L12) (the line L12 formed by the first contact portions 205a and 209a) is closer to a front end side of the installation direction P than the third line L21 and the fourth line L22. That is, the line L12 is located on a most front end side of the installation direction P.
  • the terminals of the line L12 are first in contact with a stylus 91a and perform installation detection, and then the second terminals of the line L22 are in contact with the stylus 91a.
  • the terminals may first perform installation detection, and then the terminals connected to a memory are in contact with the stylus 91a, to avoid a case that the chip 20 is erroneously installed or the terminals connected to the memory are erroneously connected.
  • FIG. 5 and FIG. 6 show two specific arrangement manners of terminal arrangements, either of which may be used as long as it is ensured that the contact portions are distributed as shown in FIG. 4 .
  • arrangement manners of the terminals of the chip 20 are not limited to the arrangement manners of FIG. 5 or FIG. 6 . There may be various arrangement manners. Different arrangement manners of the terminals based on FIG. 4 shall all fall within the protection scope of the present application.
  • the terminal 202 may be a reset terminal
  • the terminal 203 may be a clock terminal
  • the terminal 206 may be a power supply terminal
  • the terminal 207 may be a ground terminal
  • the terminal 208 may be a data terminal.
  • the terminals 206 to 208 in the second terminals of a terminal group 200 are more important than the terminal 202 and the terminal 203.
  • the first contact portions 201a, 204a, 205a, and 209a are laid out and form a virtual quadrangle, and the terminals 206 to 208 in the second terminals are disposed within a range of the quadrangle.
  • More important terminals (the terminals 206 to 208 in this embodiment) in the second terminals are disposed within the quadrangle surrounded by the first terminals (in other words, important communications terminals that are more easily affected by a signal are disposed in an area away from the four first terminals), which may ensure good contact of these terminals.
  • the chip 20 and the stylus 91a of the printer finish installation detection, it indicates that all the installation detection terminals (the first terminals) are in good connection, and it can be ensured that all positions within the polygon formed by the first contact portions are in good contact. Therefore, it can be ensured that the more important terminals (the terminals 206 to 208 in this embodiment) in the second terminals are in good contact.
  • a quantity of the first contact portions may be any of more than three, and the beneficial effects can be achieved as long as the second contact portions are located within the polygon formed by the first contact portions.
  • the ink cartridge 10 when the ink cartridge 10 is installed in the installation portion 90, the ink cartridge has a certain movement range in the width direction T.
  • the following case may occur:
  • the chip 20 has been installed, but the first terminals (installation detection terminals) are not in contact with the stylus 91a.
  • the chip in this embodiment may avoid this case.
  • the lines formed by the first terminals and the lines formed by the second terminals are different lines, so that the width of each terminal can be increased, and this case is avoided as the width increases.
  • the first terminals are far from the second terminals, which may avoid a fact that short circuits are caused between the first terminals and the second terminals because foreign matters (such as ink) dropped accidentally cover the first terminals and the second terminals, and result in damage of the chip or a printer. That is, a distance between each two first contact portions, a distance between each two second contact portions, and a distance between each first contact portion and each second contact portion are greater than or equal to a preset distance threshold.
  • the distance threshold may preset to a plurality of different values by a person skilled in the art according to values of voltages applied to the terminals, to achieve the technical effects and further reduce mutual interference of signals between the terminals.
  • FIG. 7a and FIG. 7b are structural diagrams of a chip according to the first implementation of Embodiment 2.
  • the chip 20 includes a first part 21 and a second part 22.
  • the second terminals 202, 203, and 206 to 208 are disposed on the first part 21.
  • the first terminals 201, 204, 205, and 209 are disposed on the second part 22.
  • the first part 21 and the second part 22 are made of two circuit substrates 21a and 22a. Then, the first part 21 and the second part 22 are fastened together by soldering, adhesive, snaps, or the like to finally form the chip 20.
  • the chip 20 is made of the two circuit substrates 21a and 22a, so that the terminals on the first part 21 and the terminals on the second part 22 are located at different heights, and are respectively in contact with different positions of the stylus 91a when being in contact with the stylus 91a, to implement the layout shown in FIG. 4 of the first contact portions and the second contact portions.
  • the chip 20 further includes additional terminals 210 and 211 and fastening portions 251, 252, and 253.
  • the additional terminals 210 and 211 are not in contact with the stylus 91a in the installation portion 90.
  • the additional terminals may prevent short circuits between the terminals of the terminal group 200, or scrape the stylus 91a when being in contact with the stylus 91a, to clean the stylus 91a.
  • the fastening portions 251, 252, and 253 may fasten the chip 20 to the ink cartridge 10, to prevent the chip 20 from getting out of the ink cartridge 10.
  • FIG. 8 is a structural diagram of a chip according to the second implementation of Embodiment 2.
  • the chip 20 includes only one substrate 20a.
  • the chip 20 further includes additional terminals 210 and 211 and fastening portions 251 and 252, and further includes a through portion 255.
  • the through portion 255 penetrates the chip in a thickness direction of the chip.
  • the additional terminals 210 and 211 and the fastening portions 251 and 252 are the same as those in the first implementation of this embodiment, and are not described again.
  • the through portion 255 is used for accommodating the stylus 91a, so that the first terminals and the second terminals are respectively in contact with different positions of the stylus 91a, to implement the layout shown in FIG.
  • the thickness direction is a direction perpendicular to both the installation direction P and the width direction T.
  • the thickness direction of the chip is also a direction parallel to a shortest side direction of the chip.
  • the thickness direction of the chip is perpendicular to a surface on which the terminals are located.
  • FIG. 9 is a schematic diagram of contact portions of a chip according to Embodiment 3.
  • FIG. 10 is a structural diagram of a chip according to a first implementation of Embodiment 3.
  • FIG. 11 is a structural diagram of a chip according to a second implementation of Embodiment 3.
  • FIG. 12 is a structural diagram of a chip according to a third implementation of Embodiment 3.
  • FIG. 13a and FIG. 13b are structural diagrams of a chip according to a fourth implementation of Embodiment 3.
  • FIG. 14a and FIG. 14b are structural diagrams of a chip according to a fifth implementation of Embodiment 3.
  • FIG. 9 omits terminals on the chip, which is a schematic diagram showing only the contact portions.
  • first contact portions 201a, 204a, 205a, and 209a of first terminals 201, 204, 205, and 209 form a line L11 and a line L12.
  • Second contact portions 202a, 203a, and 206a to 208a of second terminals 202, 203, and 206 to 208 form a line L21 and a line L22 in an installation direction P.
  • One line or the plurality of lines (the line L21 and the line L22) formed by the second contact portions is disposed between the plurality of lines (the line L11 and the line L12) formed by the first contact portions.
  • the plurality of lines (the line L11 and the line L12) formed by the first contact portions are disposed between the plurality of lines (the line L21 and the line L22) formed by the second contact portions, which can still achieve beneficial effects of the present application.
  • the line L11 and the line L12 are each spaced from the line L21 and the line L22. That is, in the installation direction P, the first contact portions form a first line L11 and a second line L12. The second contact portions form a third line L21 and a fourth line L22. The first line L11 and the second line L12 are each spaced from the third line L21 and the fourth line L22. In this way, along the installation direction P, the first contact portions and the second contact portions sequentially form the line L11, the line L21, the line L12, and the line L22. With this structure, the first terminals and the second terminals, namely, the first contact portions and the second contact portions are spaced from each other, so that the terminals have a larger a design space of the terminals.
  • the fourth line L22 is closer to a front end side of the installation direction than the first line L11 and the second line L12. That is, the line L22 is located on a most front end side of the installation direction P.
  • Functions of the terminals of a terminal group 200 are not limited to the terminal functions described in Embodiment 3.
  • the terminal 202 and the terminal 203 in the second terminals are more important than the terminals 206 to 208.
  • the first contact portions 201a, 204a, 205a, and 209a are laid out and form a virtual quadrangle, and the terminal 202 and the terminal 203 in the second terminals are disposed within a range of the quadrangle.
  • More important terminals (the terminal 202 and the terminal 203 in this embodiment) in the second terminals are disposed within the quadrangle surrounded by the first terminals (in other words, important communications terminals that are more easily affected by a signal are disposed in an area away from the four first terminals), which may ensure good contact.
  • the chip 20 and the stylus 91a of the printer finish installation detection, it indicates that all the installation detection terminals (the first terminals) are in good connection, and it can be ensured that all positions within the polygon formed by the first contact portions 201a, 204a, 205a, and 209a are in good contact. Therefore, it can be ensured that the more important terminals (the terminals 202 and the terminal 203 in this embodiment) in the second terminals are in good contact.
  • FIG. 10 is a structural diagram of a chip according to the first implementation of Embodiment 3.
  • the chip 20 includes a first part 21 and a second part 22.
  • the first terminals 201, 204, 205 and 209 are disposed on the first part 21.
  • the second terminals 202, 203, and 206 to 208 are disposed on the second part 22.
  • the first part 21 and the second part 22 are made of two different circuit substrates 21a and 22a. Then, the first part 21 and the second part 22 are fastened together by soldering, adhesive, snaps, or the like to finally form the chip 20.
  • the chip 20 is made of the two circuit substrates 21a and 22a, so that the terminals on the first part 21 and the terminals on the second part 22 are located at different heights, and are respectively in contact with different positions of the stylus 91a when being in contact with the stylus 91a, to implement the layout shown in FIG. 9 of the first contact portions and the second contact portions.
  • the chip 20 further includes fastening portions 251, 252, and 253.
  • the fastening portions 251, 252, and 253 may fasten the chip 20 to the ink cartridge 10, to prevent the chip 20 from getting out of the ink cartridge 10.
  • the chip 20 may further include additional terminals (not shown in the figure, and reference may be made to a disposition manner of the additional terminals 210 and 211 in FIG. 8 ).
  • the additional terminals are not in contact with the stylus 91a in the installation portion 90.
  • the additional terminals may prevent short circuits between the terminals of the terminal group 200, or scrape the stylus 91a when being in contact with the stylus 91a, to clean the stylus 91a.
  • FIG. 11 is a structural diagram of a chip according to the second implementation of Embodiment 3.
  • the chip 20 includes only one substrate 20a.
  • the chip 20 may further include additional terminals 210 and 211, fastening portions 251 and 252, and through portions 255.
  • the additional terminals 210 and 211 and the fastening portions 251 and 252 are the same as those in the first implementation of this embodiment, and are not described again.
  • the through portions 255 are used for accommodating the stylus 91a, so that the first terminals and the second terminals are respectively in contact with different positions of the stylus 91a, to implement the layout shown in FIG. 9 of the first contact portions and the second contact portions.
  • the through portions 255 penetrating the chip 20 in this implementation are located at two sides in a width direction T of the second terminals 202, 203, and 206 to 208 respectively.
  • the first terminals 201, 204, 205, and 209 are separated from the second terminals 202, 203, and 206 to 208 in space by the through portions 255 penetrating the chip 20, which further avoids a fact that short circuits are caused between the first terminals and the second terminals because foreign matters (such as ink) dropped accidentally cover the first terminals and the second terminals, and result in damage of the chip or a printer.
  • the through portions 255 penetrating the chip 20 enable the ink to flow from the through portions 255 to a lower portion of the chip 20 without remaining on an upper surface (a surface on which the terminals are provided) of the chip 20.
  • FIG. 12 is a structural diagram of a chip according to the third implementation of Embodiment 3.
  • the first terminals 201, 204, 205, and 209 are protruded relative to the substrate 20a.
  • the first terminals 201, 204, 205, and 209 may be connected to the substrate 20a by soldering or the like. That is, the first contact portions (not shown in FIG. 12 ) located on the first terminals 201, 204, 205, and 209 are more protruded relative to the substrate 20a than the second contact portions (not shown in FIG. 12 ) located on the second terminals 202, 203, and 206 to 208.
  • first terminals 201, 204, 205, and 209 are protruded relative to the substrate 20a.
  • the second terminals 202, 203, and 206 to 208 are disposed on the substrate 20a.
  • the first terminals 201, 204, 205, and 209 and the second terminals 202, 203, and 206 to 208 have a height difference, so that the first terminals and the second terminals are respectively in contact with different positions of the stylus 91a, to implement the layout shown in FIG. 9 of the first contact portions and the second contact portions.
  • the first terminals 201, 204, 205, and 209 are protruded relative to the substrate 20a, the first terminals 201, 204, 205, and 209 are separated from the second terminals 202, 203, and 206 to 208 in space, which further avoids a fact that short circuits are caused between the first terminals and the second terminals because foreign matters (such as ink) dropped accidentally cover the first terminals and the second terminals, and result in damage of the chip or a printer.
  • FIG. 13a and FIG. 13b are structural diagrams of a chip according to the fourth implementation of Embodiment 3.
  • the first terminals 201, 204, 205, and 209 are disposed on the second part 22, and the second terminals 202, 203, and 206 to 208 are disposed on the substrate 21a of the first part 21.
  • the first part 21 is provided with terminal-holes 201b, 204b, 205b, and 209b for terminals (the first terminals 201, 204, 205, and 209) provided with contact portions on the second part 22 to penetrate and the terminals are protruded relative to the first part 21.
  • the first terminals 201, 204, 205, and 209 on the second part 22 penetrate the terminal-holes 201b, 204b, 205b, and 209b and are protruded relative to the first part 21.
  • the first terminals 201, 204, 205, and 209 and the second terminals 202, 203, and 206 to 208 have a height difference, so that the first terminals and the second terminals are respectively in contact with different positions of the stylus 91a, to implement the layout shown in FIG. 9 of the first contact portions and the second contact portions.
  • the second part 22 may be made of conductive silicon or a conductive metal material, or the substrate 22a of the second part 22 is made of non-conductive substrate materials.
  • the first terminals 201, 204, 205, and 209 are made of conductive materials.
  • FIG. 14a and FIG. 14b are structural diagrams of a chip according to the fifth implementation of Embodiment 3.
  • the chip 20 includes a first part 21 and a second part 22.
  • the second part 22 is used for receiving the chip and may be fastened to a chip rack on an ink cartridge body.
  • a first group of installation detection terminals 201 and 204 in the first terminals are disposed on the second part 22.
  • a first group of installation detection terminals 205 and 209 in the first terminals are disposed on the substrate 21a of the first part 21.
  • the second terminals 202, 203, and 206 to 208 are disposed on the substrate 21a of the first part 21.
  • the first part 21 is provided with terminal-holes 201b and 204b.
  • the first terminals 201 and 204 on the second part 22 penetrate the terminal-holes 201b and 204b and are protruded relative to the substrate 21a of the first part 21.
  • the first terminals 205 and 209 are protruded relative to the substrate 21a of the first part 21.
  • the first terminals 205 and 209 may be formed of pads or bumps that are disposed on the substrate 21a and then plated with copper.
  • the first terminals 201, 204, 205, and 209 and the second terminals 202, 203, and 206 to 208 have a height difference, so that the first terminals and the second terminals are respectively in contact with different positions of the stylus 91a, to implement the layout shown in FIG. 9 of the first contact portions and the second contact portions.
  • the second part 22 further functions as a chip rack (receiving the chip and fastening the chip to the cartridge body of the ink cartridge) while receiving the first terminals 201 and 204. This structure reduces a quantity of components of the ink cartridge, and reduces costs.
  • the second part 22 may be made of conductive silicon or a conductive metal material, or the substrate 22a of the second part 22 is made of non-conductive substrate materials.
  • the first terminals 201, 204, 205, and 209 are made of conductive materials.
  • the second part 22 may be made of conductive silicon. In this way, when the chip 20 is in contact with the stylus 91a, the second part 22 may be deformed to a certain extent, to avoid wear or scratches of the terminals caused by hard contact between the terminals on the chip 20 and the stylus 91a.
  • FIG. 15 is a schematic diagram of a chip according to Embodiment 4.
  • FIG. 16 is a structural diagram of a chip according to a first implementation of Embodiment 4.
  • FIG. 17 is a structural diagram of a chip according to a second implementation of Embodiment 4.
  • FIG. 16 and FIG. 17 are structural diagrams of two chips respectively.
  • first contact portions 201a, 204a, 205a, and 209a (the reference numerals are not shown in the figure) of first terminals 201, 204, 205, and 209 form a first line (a line L11) and a second line (a line L12).
  • Second contact portions 202a, 203a, and 206a to 208a (the reference numerals are not shown in the figure) of second terminals 202, 203, and 206 to 208 form a third line (a line L21) and a fourth line (a line L22) in an installation direction P.
  • One line or the plurality of lines (the line L21 and the line L22) formed by the second contact portions is disposed between the plurality of lines (the line L11 and the line L12) formed by the first contact portions.
  • the plurality of lines (the line L11 and the line L12) formed by the first contact portions are disposed between the plurality of lines (the line L21 and the line L22) formed by the second contact portions, which can still achieve beneficial effects of the present application.
  • first contact portions form the first line (the line L11) and the second line (the line L12).
  • the second contact portions form the third line (the line L21) and the fourth line (the line L22).
  • the first line (the line L11) and the second line (the line L12) are disposed between the third line (the line L21) and the fourth line (the line L22). That is, along the installation direction P, the first contact portions and the second contact portions sequentially form the line L21, the line L11, the line L12, and the line L22.
  • the third line (the line L21) and the fourth line (the line L22) formed by the second contact portions are located on a peripheral side of the first line (the line L11) and the second line (the line L12) that are formed by the first contact portions.
  • the second contact portions 202a, 203a, and 206a to 208a are entirely located on the periphery of the first contact portions 201a, 204a, 205a, and 209a.
  • the second contact portions 202a, 203a, and 206a to 208a are located outside an area of a polygon (a quadrangle in this embodiment) formed by the plurality of first contact portions 201a, 204a, 205a, and 209a, which further prevents interference of an electrical signal between the first terminals and the second terminals.
  • FIG. 16 is a structural diagram of a chip according to the first implementation of Embodiment 5.
  • the chip 20 includes a first part 21 and a second part 22.
  • the terminals 202 and 203 and the terminals 205 and 209 are disposed on the first part 21.
  • the terminals 201, 204, and 206 to 208 are disposed on the second part 22.
  • the first part 21 and the second part 22 are made of two different circuit substrates 21a and 22b. Then, the first part 21 and the second part 22 are fastened together by soldering, adhesive, snaps, or the like to finally form the chip 20.
  • the chip 20 is made of the two circuit substrates 21a and 22b, so that the terminals on the first part 21 and the terminals on the second part 22 are located at different heights, and are respectively in contact with the stylus 91a when being in contact with the stylus 91a, to achieve the layout shown in FIG. 15 .
  • the chip 20 further includes additional terminals 210 and 211.
  • the additional terminals 210 and 211 are not in contact with the stylus 91a in the installation portion 90.
  • the additional terminals may prevent short circuits between the terminals of a terminal group 200 or scrape the stylus 91a when being in contact with the stylus 91a, to clean the stylus 91a.
  • FIG. 17 is a structural diagram of a chip according to the second implementation of Embodiment 5.
  • the terminals 202, 203, 205, and 209 are disposed on the second part 22.
  • the terminals 201, 204, and 206 to 208 are disposed on the substrate 21a of the first part 21.
  • the first part 21 is provided with terminal-holes 202b, 203b, 205b, and 209b, and the terminals 202, 203, 205, and 209 on the second part 22 penetrate the terminal-holes 202b, 203b, 205b, and 209b and are protruded relative to the first part 21.
  • the terminals 202, 203, 205, and 209 and the terminals 201, 204, and 206 to 208 have a height difference, so that the terminals are respectively in contact with different positions of the stylus 91a, to implement the layout shown in FIG. 15 of the first contact portions and the second contact portions.
  • the second part 22 may be made of conductive silicon or a conductive metal material, or the substrate 22a of the second part 22 is made of non-conductive substrate materials.
  • the first terminals 201, 204, 205, and 209 are made of conductive materials.
  • the present invention further provides an ink cartridge, including any of the chips described in the foregoing embodiments.

Landscapes

  • Ink Jet (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)

Claims (15)

  1. Puce (20), dans laquelle la puce (20) peut être installée sur une cartouche d'encre (10), et la cartouche d'encre (10) peut être installée dans une partie d'installation (90) d'une imprimante le long d'une direction d'installation (P) ; la puce (20) comprend une mémoire, des premières parties de contact (201a, 204a, 205a, 209a) à utiliser pour la détection d'installation, et des deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) ; au moins une deuxième partie de contact est connectée électriquement à la mémoire ; et les premières parties de contact (201a, 204a, 205a, 209a) et les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) sont respectivement en contact avec un stylet (91a) dans l'imprimante, dans lequel les premières parties de contact (201a, 204a, 205a, 209a) sont disposés en une pluralité de lignes (L11, L12) dans la direction d'installation (P) ;
    dans lequel dans la direction d'installation (P), une ou plusieurs lignes (L21, L22) formées par les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) sont disposées entre la pluralité de lignes (L11, L12) formées par les premières parties de contact (201a, 204a, 205a, 209a), ou la pluralité de lignes (L11, L12) formées par les premières parties de contact (201a, 204a, 205a, 209a) sont disposées entre une pluralité de lignes (L21, L22) formées par les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) ; caractérisé en ce que
    les premières parties de contact (201a, 204a, 205a, 209a) et les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) sont disposées selon des lignes différentes (L11, L12, L21, L22).
  2. Puce (20) selon la revendication 1, dans laquelle les premières parties de contact (201a, 204a, 205a, 209a) comprennent un premier groupe de parties de contact de détection d'installation (200a) connectées les unes aux autres et un deuxième groupe de parties de contact de détection d'installation (200b) connectées les unes aux autres, dans lequel le premier groupe de parties de contact de détection d'installation (200a) et le deuxième groupe de parties de contact de détection d'installation (200b) est agencé en une pluralité de lignes (L11, L12) dans la direction d'installation (P) ;
    le premier groupe de parties de contact de détection d'installation (200a) forme une première ligne (L11) dans la direction d'installation (P) ; le deuxième groupe de parties de contact de détection d'installation (200b) forme une deuxième ligne (L12) dans la direction d'installation (P) ; et la ou les lignes (L21, L22) formées par les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) sont disposées entre la première ligne (L11) et la deuxième ligne ; et
    le premier groupe de parties de contact de détection d'installation (200a) est connecté par un fil, et le deuxième groupe de parties de contact de détection d'installation (200b) est connecté par une résistance, dans laquelle une tension appliquée au deuxième groupe de parties de contact de détection d'installation (200b) est supérieure à une tension du premier groupe de parties de contact de détection d'installation (200a).
  3. Puce (20) selon la revendication 2, dans laquelle les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) comprennent une partie de contact de masse (207a) non connectée à la mémoire, et comprennent en outre une partie de contact d'alimentation (206a), une partie de contact de données (208a) et une partie de contact de réinitialisation (202a) qui sont connectées à la mémoire.
  4. Puce (20) selon la revendication 1, dans laquelle la puce (20) comprend une pluralité de premières bornes (201, 204, 205, 209) et une pluralité de deuxièmes bornes (202, 203, 206, 207, 208), dans lequel la pluralité de premières parties de contact (201a, 204a, 205a, 209a) est disposée sur la pluralité de premières bornes (201, 204, 205, 209), et la pluralité de deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) sont disposés sur la pluralité de deuxièmes bornes (202, 203, 206, 207, 208) ; et
    dans la direction d'installation (P), une ou plusieurs lignes (L21, L22) formées par les deuxièmes bornes (202, 203, 206, 207, 208) sont disposées entre une pluralité de lignes (L11, L12) formées par les premières bornes (201, 204, 205, 209).
  5. Puce (20) selon la revendication 1, dans laquelle dans la direction d'installation (P), la pluralité de lignes (L11, L12) formées par les premières parties de contact (201a, 204a, 205a, 209a) sont espacées d'une ou plusieurs lignes (L21, L22) des deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a).
  6. Puce (20) selon une quelconque des revendications 1 à 5, dans laquelle dans la direction d'installation (P), les premières parties de contact (201a, 204a, 205a, 209a) forment la première ligne (L11) et la deuxième ligne, les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) forment une troisième ligne (L21) et une quatrième ligne (L22), et la première ligne (L11) et la deuxième ligne (L12) sont chacune espacées de la troisième ligne (L21) et de la quatrième ligne (L22).
  7. Puce (20) selon la revendication 6, dans laquelle la deuxième ligne (L12) est plus proche d'un côté d'extrémité avant de la direction d'installation (P) que la troisième ligne (L21) et la quatrième ligne (L22), et l'extrémité avant est un côté en aval de la direction d'installation (P).
  8. Puce (20) selon la revendication 6, dans laquelle la quatrième ligne (L22) est plus proche d'un côté d'extrémité avant de la direction d'installation (P) que la première ligne (L11) et la deuxième ligne.
  9. Puce (20) selon une quelconque des revendications 1 à 5, dans laquelle la puce (20) comprend une première partie (21) et une deuxième partie (22), et la première partie (21) et la deuxième partie (22) sont constituées de deux substrats de circuit (21a, 22a).
  10. Puce (20) selon la revendication 9, dans laquelle les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) sont disposées sur la première pièce (21), les premières parties de contact (201a, 204a, 205a, 209a) sont disposées sur la deuxième partie (22), et la première partie (21) est munie de trous de bornes pour les bornes munies de parties de contact sur la deuxième partie (22) pour pénétrer et les bornes sont en saillie par rapport à la première partie (21).
  11. Puce (20) selon une quelconque des revendications 1 à 5, dans laquelle la puce (20) comprend en outre un substrat (20a), et les premières parties de contact (201a, 204a, 205a, 209a) sont plus en saillie par rapport au substrat (20a) que les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a).
  12. Puce (20) selon une quelconque des revendications 1 à 5, dans laquelle dans la direction d'installation (P), les premières parties de contact (201a, 204a, 205a, 209a) forment la première ligne (L11) et la deuxième ligne, les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a) forment la troisième ligne (L21) et la quatrième ligne (L22), et la première ligne (L11) et la deuxième ligne (L12) sont disposés entre la troisième ligne (L21) et la quatrième ligne (L22).
  13. Puce (20) selon la revendication 2, dans laquelle dans une direction perpendiculaire (T) à la direction d'installation (P), le deuxième groupe de parties de contact de détection d'installation (200b) est situé sur un côté le plus à l'extérieur de toutes les parties de contact, et le premier groupe de parties de contact de détection d'installation (200a) est situé sur un deuxième côté le plus à l'extérieur de toutes les parties de contact.
  14. Puce (20) selon la revendication 1, dans laquelle les premières parties de contact (201a, 204a, 205a, 209a) sont situés plus près d'un côté avant de la direction d'installation (P) que les deuxièmes parties de contact (202a, 203a, 206a, 207a, 208a), et l'extrémité avant est un côté en aval de la direction d'installation (P).
  15. Cartouche d'encre (10), comprenant la puce (20) selon une quelconque des revendications 1 à 14.
EP18865563.3A 2017-10-12 2018-08-09 Puce et cartouche d'encre Active EP3666527B1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201721313686 2017-10-12
CN201711397088.5A CN107901611B (zh) 2017-10-12 2017-12-21 芯片及墨盒
CN201721807245.0U CN207790032U (zh) 2017-10-12 2017-12-21 芯片及墨盒
PCT/CN2018/099628 WO2019072010A1 (fr) 2017-10-12 2018-08-09 Puce et cartouche d'encre

Publications (3)

Publication Number Publication Date
EP3666527A1 EP3666527A1 (fr) 2020-06-17
EP3666527A4 EP3666527A4 (fr) 2020-12-02
EP3666527B1 true EP3666527B1 (fr) 2021-12-22

Family

ID=61869596

Family Applications (1)

Application Number Title Priority Date Filing Date
EP18865563.3A Active EP3666527B1 (fr) 2017-10-12 2018-08-09 Puce et cartouche d'encre

Country Status (4)

Country Link
EP (1) EP3666527B1 (fr)
JP (2) JP7261553B2 (fr)
CN (3) CN115246270B (fr)
WO (1) WO2019072010A1 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115246270B (zh) * 2017-10-12 2024-03-12 珠海纳思达企业管理有限公司 芯片及墨盒
CN110936723B (zh) * 2019-06-28 2021-04-06 珠海纳思达企业管理有限公司 墨盒
JP7256331B2 (ja) * 2019-06-28 2023-04-11 ジュハイ ナインスター マネージメント カンパニー リミテッド インク容器のチップ及びインク容器
CN212796256U (zh) * 2020-07-03 2021-03-26 珠海纳思达企业管理有限公司 芯片及墨盒
CN115257187B (zh) * 2021-04-30 2023-11-14 无锡翼盟电子科技有限公司 用于承载墨盒芯片的pcb结构
CN215970705U (zh) 2021-07-19 2022-03-08 浙江鼎旗微电子科技有限公司 耗材芯片以及具有其的耗材盒
CN113942313B (zh) * 2021-09-10 2023-04-07 珠海天威技术开发有限公司 连接件、耗材芯片、耗材容器及电子成像设备、安装连接件与耗材容器的方法
CN113954525B (zh) * 2021-09-30 2023-05-02 珠海天威技术开发有限公司 连接件、耗材芯片、电子成像设备、安装连接件与耗材容器的方法
CN114475003B (zh) * 2021-12-16 2023-05-02 珠海天威技术开发有限公司 耗材容器、耗材芯片与电子成像设备
CN114089614A (zh) * 2021-12-31 2022-02-25 珠海益捷科技有限公司 一种容器

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2840416B2 (ja) * 1990-09-19 1998-12-24 キヤノン株式会社 インクジェット記録装置
JPH05246032A (ja) * 1992-03-05 1993-09-24 Canon Inc インクジェット記録ヘッドおよび該記録ヘッドを搭載した記録装置
US6039428A (en) * 1998-05-13 2000-03-21 Hewlett-Packard Company Method for improving ink jet printer reliability in the presence of ink shorts
CN1129530C (zh) * 1998-05-18 2003-12-03 精工爱普生株式会社 喷墨打印设备
US20080170110A1 (en) * 2004-11-17 2008-07-17 Nu-Kote International, Inc. Circuit board with terminals arranged in a single row and disposed at board edges, cartridges with the circuit board, and methods for making same
UA108344C2 (uk) * 2005-12-26 2015-04-27 Контейнер з матеріалом для друкування і плата, яка встановлюється на контейнері з матеріалом для друкування
JP4144637B2 (ja) * 2005-12-26 2008-09-03 セイコーエプソン株式会社 印刷材収容体、基板、印刷装置および印刷材収容体を準備する方法
CN201109241Y (zh) * 2007-11-06 2008-09-03 珠海天威技术开发有限公司 墨盒芯片及墨盒
JP2010131972A (ja) * 2008-10-28 2010-06-17 Canon Inc フレキシブル配線基板およびこれを用いた液体吐出ヘッド
US8764172B2 (en) * 2010-09-03 2014-07-01 Seiko Epson Corporation Printing apparatus, printing material cartridge, adaptor for printing material container, and circuit board
JP5630157B2 (ja) * 2010-09-03 2014-11-26 セイコーエプソン株式会社 印刷装置
TWI626169B (zh) * 2015-01-16 2018-06-11 Microjet Technology Co., Ltd 快速成型裝置之列印模組之噴液晶片
CN204914914U (zh) * 2015-08-28 2015-12-30 珠海艾派克微电子有限公司 一种墨盒及用于打印机上的墨盒芯片
WO2017101249A1 (fr) * 2015-12-14 2017-06-22 珠海纳思达企业管理有限公司 Puce d'imprimante à jet d'encre et imprimante à jet d'encre
CN106864040B (zh) * 2015-12-14 2018-05-25 珠海纳思达企业管理有限公司 喷墨打印机用芯片及喷墨打印机
JPWO2017115583A1 (ja) * 2015-12-28 2018-10-18 セイコーエプソン株式会社 液体供給ユニット
CN205890224U (zh) * 2016-08-02 2017-01-18 珠海纳思达企业管理有限公司 一种芯片及包括该芯片的墨盒
CN206154912U (zh) * 2016-08-12 2017-05-10 珠海纳思达企业管理有限公司 墨盒芯片及墨盒
CN115246270B (zh) * 2017-10-12 2024-03-12 珠海纳思达企业管理有限公司 芯片及墨盒

Also Published As

Publication number Publication date
CN207790032U (zh) 2018-08-31
WO2019072010A1 (fr) 2019-04-18
JP7442702B2 (ja) 2024-03-04
CN107901611B (zh) 2023-06-20
JP7261553B2 (ja) 2023-04-20
JP2023052865A (ja) 2023-04-12
EP3666527A4 (fr) 2020-12-02
CN115246270B (zh) 2024-03-12
JP2019073004A (ja) 2019-05-16
EP3666527A1 (fr) 2020-06-17
CN115246270A (zh) 2022-10-28
CN107901611A (zh) 2018-04-13

Similar Documents

Publication Publication Date Title
EP3666527B1 (fr) Puce et cartouche d'encre
US10421279B2 (en) Molded printhead
RU2401205C2 (ru) Контейнер с материалом для печатания и плата, устанавливаемая на контейнере с материалом для печатания
EP3392045B1 (fr) Puce d'imprimante à jet d'encre et imprimante à jet d'encre
US9238361B2 (en) Liquid ejecting head and liquid ejection printing apparatus
US10470298B2 (en) Circuit board including dummy electrode formed on substrate
US20140009878A1 (en) Flexible cable and medium processing device
US7529098B2 (en) Electronic card formed of a printed circuit board
JP2007008039A (ja) インクジェットヘッド
US6712457B2 (en) Asymmetrical tape automated bonding device for a printhead cartridge
KR100547963B1 (ko) 전자 카드
JP2013004506A (ja) フラットケーブル
US8096641B2 (en) Flexible printed circuit board and liquid discharge head including the same
CN101479110A (zh) 具有简化的连通性的流体喷射装置
JP2010114110A (ja) 電子機器
JP6932571B2 (ja) 液体吐出ヘッド
CN218917926U (zh) 一种芯片、耗材盒以及图像形成装置
CN220374133U (zh) 一种芯片及打印耗材
KR102310024B1 (ko) 인쇄 회로 기판 및 인쇄 회로 기판 제조 방법
CN219133601U (zh) 挠性互联电路
US10093098B2 (en) Liquid discharging head
CN112423573B (zh) 一种电磁防护装置
JP2016203403A (ja) 回路基板、印刷材収容体および印刷装置
KR20230162651A (ko) 메모리 디바이스
CN113942313A (zh) 连接件、耗材芯片、耗材容器及电子成像设备、安装连接件与耗材容器的方法

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20200313

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

A4 Supplementary search report drawn up and despatched

Effective date: 20201103

RIC1 Information provided on ipc code assigned before grant

Ipc: B41J 2/175 20060101AFI20201028BHEP

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ZHUHAI NINESTAR MANAGEMENT CO., LTD.

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

INTG Intention to grant announced

Effective date: 20211019

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602018028654

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1456833

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220322

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20211222

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1456833

Country of ref document: AT

Kind code of ref document: T

Effective date: 20211222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220322

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220323

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220422

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602018028654

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220422

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

26N No opposition filed

Effective date: 20220923

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220809

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220831

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220831

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20220831

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220809

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220831

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230822

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230828

Year of fee payment: 6

Ref country code: DE

Payment date: 20230821

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20180809

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211222