EP2392057A1 - Limiteur de surtension - Google Patents

Limiteur de surtension

Info

Publication number
EP2392057A1
EP2392057A1 EP10701520A EP10701520A EP2392057A1 EP 2392057 A1 EP2392057 A1 EP 2392057A1 EP 10701520 A EP10701520 A EP 10701520A EP 10701520 A EP10701520 A EP 10701520A EP 2392057 A1 EP2392057 A1 EP 2392057A1
Authority
EP
European Patent Office
Prior art keywords
layer
electrically conductive
surge arrester
insulating
arrester according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP10701520A
Other languages
German (de)
English (en)
Other versions
EP2392057B1 (fr
Inventor
Gero Zimmermann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Electronics AG
Original Assignee
Epcos AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Epcos AG filed Critical Epcos AG
Publication of EP2392057A1 publication Critical patent/EP2392057A1/fr
Application granted granted Critical
Publication of EP2392057B1 publication Critical patent/EP2392057B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01T—SPARK GAPS; OVERVOLTAGE ARRESTERS USING SPARK GAPS; SPARKING PLUGS; CORONA DEVICES; GENERATING IONS TO BE INTRODUCED INTO NON-ENCLOSED GASES
    • H01T1/00—Details of spark gaps
    • H01T1/20—Means for starting arc or facilitating ignition of spark gap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
    • H01C7/12—Overvoltage protection resistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01T—SPARK GAPS; OVERVOLTAGE ARRESTERS USING SPARK GAPS; SPARKING PLUGS; CORONA DEVICES; GENERATING IONS TO BE INTRODUCED INTO NON-ENCLOSED GASES
    • H01T4/00—Overvoltage arresters using spark gaps
    • H01T4/02—Details

Definitions

  • An object to be solved is to provide a surge arrester having a fast response.
  • a surge arrester which has a preferably gastight housing.
  • the housing of the surge arrester has at least one gas-filled, preferably tubular insulating body which comprises at least two electrodes.
  • the electrodes of the surge arrester are preferably arranged at a distance from one another.
  • On the inside of the insulating body a sequence of a plurality of material layers, which is referred to below as a layer sequence, is arranged at least in one another or in a contiguous region.
  • the layer sequence comprises at least one electrically conductive or semiconductive layer, at least one electrically conductive layer and at least one insulating layer.
  • the electrically conductive or semiconducting layer is used to lower the ignition voltage of the surge arrester and is also referred to as a primer.
  • the layer sequence of at least one electrically conductive layer, an insulating layer and at least one electrically conductive or semiconducting layer causes a distortion of the electric field applied between the electrodes of the surge absorber.
  • the field distortion preferably leads to a field increase in the end regions of the electrically conductive or semiconductive layer.
  • the end regions are preferably at least in the vicinity of at least one electrode of the surge arrester.
  • the surge arrester has a very fast response time due to the layer sequence arranged on the inside of the insulating body.
  • the at least one insulating layer is arranged between the electrically conductive or semiconductive layer and the electrically conductive layer.
  • the layers may also have any other possible layer sequence in one embodiment.
  • the insulating layer has the smallest possible thickness, so that the distance between an electrically conductive or semiconductive layer and an electrically conductive layer is minimized.
  • the insulating layer preferably has a thickness between 0.1 and 5 mm. In a preferred Embodiment, the insulating layer has a thickness of less than 1 mm.
  • the electrically conductive layer preferably has at least two subregions spaced apart from one another, which are arranged next to one another perpendicular to the stacking direction of the layers.
  • the spaced-apart portions of the electrically conductive layer are designed such that each of the portions of the electrically conductive layer each having a preferably direct electrical contact with one of the electrodes of the surge arrester. It is also possible for the subareas of the electrically conductive layer to have contact with the electrodes of the surge arrester via an additional electrical conductor. Preferably, the subregions of the electrically conductive layer have the same electrical potential as the respective contacted electrodes of the surge arrester.
  • the at least two subregions of the electrically conductive layer have the same size. However, it is also possible that the subregions of the electrically conductive layer have different sizes.
  • the electrically conductive layer is applied in one embodiment on the insulating layer. Preferably, the electrically conductive layer extends over at least one surface of the insulating layer, wherein the electrically conductive layer is divided into at least two subregions which are isolated from each other. - A -
  • the electrically conductive layer has the shape of at least two cylinders spaced apart in the longitudinal direction of the surge arrester. In one embodiment, the at least two cylinders of electrically conductive layer are applied to the outside of the insulating layer.
  • the portions may have any other shape suitable for causing distortion of the electric field in the region of the electrically conductive or semiconductive layer.
  • the insulating layer comprises a glass or a ceramic.
  • the insulating layer may also comprise other suitable electrically insulating materials.
  • the insulating layer is in the shape of a cylinder.
  • the insulating layer may be in the form of a strip.
  • the layer of electrically conductive or semiconductive material is preferably used to lower the ignition voltage of the surge arrester and is referred to as a priming strip.
  • the strips preferably extend in the longitudinal direction of the
  • the electrically conductive or semiconductive layer is preferably of the Electrodes of the surge arrester spaced and has no direct electrical contact with these.
  • the layer of electrically conductive or semiconducting material contains graphite.
  • the layer of electrically conductive or semiconducting material extends in its greatest extent parallel to the longitudinal axis of the surge arrester.
  • the layer of electrically conductive or semiconducting material may also be subdivided into a plurality of spaced-apart regions.
  • the layer sequence of electrically conductive or semiconducting material, an insulating layer and a conductive layer can be applied directly to the inside of the insulating body.
  • On the arranged on the inside of the insulating electrically conductive layer is followed by at least one layer of insulating
  • the layer sequence comprises at least one separate component, which is inserted into the interior of the insulating body of the surge arrester.
  • the outer dimensions of the separate component preferably correspond to the dimensions of the interior of the diverter body.
  • the separate component can also consist of a plurality of composite individual components, which are arranged individually or assembled in the interior of the insulating body.
  • the at least one separately inserted component comprises at least one electrically conductive or semiconductive layer and at least one insulating layer. At least one electrically conductive layer is arranged separately on the inside of the insulating body in this embodiment.
  • the component is inserted in recesses on the inside of the insulating body, wherein the recesses correspond in a preferred embodiment, the dimensions of the inserted components.
  • the depressions may also have larger dimensions.
  • the electrically conductive or semiconducting layer has the form of a stripe, wherein the primer serves for the field emission of charge carriers.
  • the ignition voltage of a surge arrester usually increases significantly with the slope of the applied voltage ramp. Particularly unfavorable is the ratio of dynamic ignition voltage to static ignition voltage in arresters with ignition voltage values below 100 V.
  • the field emission of charge carriers from the graphite ignition strips usually present is only very weak.
  • the weak field emission of charge carriers limits the possible applications, especially in the telecom sector.
  • the use in lightning protection applications where a low static response voltage is required at the same time good dynamic behavior is limited.
  • a surge arrester as described above has a very fast response since the layer sequence applied to the inside of the arrester results in targeted distortion and significant increase of the electric field in the region of the ignition strikes.
  • the layer sequence applied to the inside of the arrester results in targeted distortion and significant increase of the electric field in the region of the ignition strikes.
  • FIG. 1 schematically shows a development of an embodiment of a layer sequence
  • FIG. 2 shows schematically a component which has a
  • FIG. 3 shows an embodiment in which the
  • Figure 4 shows schematically an embodiment in which the layer sequence on the inside of a
  • Insulating body is applied,
  • Figures 5a and 5b show schematically the equipotential lines of the electric field in a 2-electrode surge arrester with (5a) and without (5b) one
  • FIG. 1 schematically shows an embodiment of a layer sequence 4 as a development.
  • the layer sequence 4 comprises an insulating layer 7, on the underside of which two spaced-apart electrically conductive regions 8, 8 'of an electrically conductive layer 6 are applied.
  • the electrically conductive regions 8, 8 ' extend to the respective edge of the insulating layer 7.
  • the sections of the electrically conductive or semiconductive layer 5 are so-called "igniter strips.”
  • the electrically conductive or semiconducting layer 5 preferably contains graphite. In an embodiment which is not illustrated, the "igniter strips" can also have any other suitable shape or even cover larger areal areas.
  • the regions of electrically conductive or semiconductive material 5 preferably have their greatest extent in the longitudinal direction of the surge arrester.
  • the layer sequence 4 is preferably arranged on the inside of the insulating body of a surge arrester.
  • FIG. 2 shows a layer sequence 4, which is designed as a separate component 9.
  • the component 9 has a cylindrical body in the illustrated embodiment.
  • the shape of the component 9 is determined mainly by the shape of the layer 7 of insulating material.
  • the insulating layer 7 comprises at least
  • electrically conductive regions 8, 8 'on the end faces of the cylindrical insulating Layer 6, has the inserted into a surge arrester member 9, thus preferably a direct contact of the electrically conductive regions 8, 8 to electrodes of the surge arrester.
  • the electrically conductive layers 8, 8' thus preferably have the same electrical potentials as the respective contacted electrode of the surge arrester.
  • the illustrated Component 9 is preferably intended to be inserted into the interior of a surge arrester. It is advantageous if the outer diameter of the component 9 corresponds approximately to the inner diameter of the insulating body 1 of the arrester. Preferably, the length of the component 9 corresponds to the length of the free space available in the insulating body 1.
  • the arrester with insulating body 1 is not shown in the figure for reasons of clarity.
  • the electrically conductive layer 6 may also be applied separately on the inside of the insulating body 1 of the arrester.
  • the component 9 comprises the insulating layer 7 and the electrically conductive or semiconducting layer 5 in the form of the "ignition marks".
  • FIG. 3 shows an embodiment of the layer sequence 4, in which the layer sequence 4 has the form of separate strips. The strips comprise in the illustrated embodiment at least one strip-shaped element of insulating layer 7 with one on this
  • the electrically conductive layer 6 is arranged in recesses 10 in the interior 2 of the insulator 1.
  • the insulator 1 has a plurality of recesses 10 spaced apart from each other in a circular manner
  • conductive layer 6 has two subareas 8, 8 'which are spaced apart from one another in the longitudinal direction of the arrester.
  • the spaced apart regions 8, 8' of the electrically conductive layer 6 each have a direct contact with the closest electrode 2 of the surge arrester
  • the strips of the insulating layer 7 with the applied "ignition marks" are inserted or inserted as separate elements in the recesses 10.
  • the layer 6 of electrically conductive material may also already be applied to the inserted strips of insulating layer 7 and "primer".
  • the layer sequence 4 is applied to the inside of an insulating body 1 of the arrester.
  • the spaced-apart regions 8, 8 'of the electrically conductive layer 6 are applied directly to the inside of the insulating body 1.
  • the areas 8, 8 'of the electrically conductive layer 6 In the illustrated embodiment, they preferably extend laterally as far as the respective end regions of the insulating body 1, so that there is direct electrical contact with the electrodes of the arrester.
  • Over the electrically conductive layer 6 is a layer of insulating
  • the insulating layer 7 preferably covers the entire inner surface of the insulating body 1 of the arrester.
  • strip-shaped "ignition strips” of an electrically conductive or semiconducting layer 5 are applied to the insulating layer 7.
  • the "ignition strips” preferably extend in the longitudinal direction of the arrester.
  • the "ignition marks" in the longitudinal direction of the arrester extend so far that their ends at least partially overlap with the areas 8, 8 ', wherein the areas 8, 8' and the "ignition marks" by the interposed insulating layer 5 no direct electrical contact to each other.
  • FIG. 5a equipotential lines of the electric field in a 2-electrode surge arrester are shown schematically, wherein a layer sequence 4 is arranged on the inside of the insulating body 1 of a surge arrester.
  • the layer sequence 4 comprises two spaced-apart regions 8, 8 'of an electrically conductive layer 6, an insulating layer 7 and an electrically conductive or semiconductive layer 5 in the form of "ignition marks.”
  • the layer sequence 4 causes a distortion of the electric field in the region reached the ends of the "ignition marks". This field distortion causes an increase in the electric field at the ends of the "igniter bars", represented by the more closely spaced field lines of the equipotential lines at the ends of the "primer".
  • 5b shows equipotential lines of the electric field in a 2-electrode surge arrester, in which only an electrically conductive or semiconducting layer 5 is applied as a "primer" on the inside of the insulating body 1. Due to the missing insulating layer and the spaced-apart regions of the electrical conductive layer, there is no significant increase in the electric field at the ends of the "ignition marks". The equipotential lines in the region of the ends of the "primer” are further spaced apart from each other in the equipotential lines in Figure 5. Thus, in a conventional surge absorber there is no significant increase in the electric field at the ends of the "primer".
  • the individual partial layers of the layer sequence each have a plurality of individual layers or that the layer sequence has a plurality of laterally spaced-apart partial regions.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Thermistors And Varistors (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

La présente invention concerne un limiteur de surtension qui présente un boîtier comprenant un corps isolant (1) tubulaire et au moins deux électrodes (2, 2'). Sur le côté intérieur (3) du corps isolant (1) se trouve, au moins dans des zones partielles du côté intérieur (3), une série de couches (4) qui comprend au moins une couche électriquement conductrice ou semi-conductrice (5), au moins une couche électroconductrice (6) et au moins une couche isolante (7).
EP10701520A 2009-01-29 2010-01-26 Limiteur de surtension Not-in-force EP2392057B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102009006543A DE102009006543A1 (de) 2009-01-29 2009-01-29 Überspannungsableiter
PCT/EP2010/050864 WO2010086305A1 (fr) 2009-01-29 2010-01-26 Limiteur de surtension

Publications (2)

Publication Number Publication Date
EP2392057A1 true EP2392057A1 (fr) 2011-12-07
EP2392057B1 EP2392057B1 (fr) 2012-10-31

Family

ID=42102077

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10701520A Not-in-force EP2392057B1 (fr) 2009-01-29 2010-01-26 Limiteur de surtension

Country Status (7)

Country Link
US (1) US8508904B2 (fr)
EP (1) EP2392057B1 (fr)
JP (1) JP5596705B2 (fr)
KR (1) KR101617060B1 (fr)
CN (1) CN102301549B (fr)
DE (1) DE102009006543A1 (fr)
WO (1) WO2010086305A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102009030481A1 (de) * 2009-06-24 2011-01-05 Basf Coatings Gmbh Beschichtungsmittel und daraus hergestellte Beschichtungen mit hoher Kratzfestigkeit bei gleichzeitig guten Ergebnissen in der Prüfung der Erichsentiefung und guten Steinschlagschutzeigenschaften
DE102012103158A1 (de) 2012-04-12 2013-10-17 Epcos Ag Überspannungsableiter

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2431236C3 (de) 1974-06-28 1978-10-19 Siemens Ag, 1000 Berlin Und 8000 Muenchen Überspannungsableiter
DE2641514A1 (de) * 1976-09-15 1978-03-16 Siemens Ag Ueberspannungsableiter
DE2834088A1 (de) * 1978-08-03 1980-02-14 Siemens Ag Gasentladungsroehre, insbesondere ueberspannungsableiter
CH666575A5 (de) * 1985-02-26 1988-07-29 Bbc Brown Boveri & Cie Ueberspannungsableiter.
JPH0249387A (ja) * 1988-08-10 1990-02-19 Hakusan Seisakusho:Kk 通信用ガス放電避雷器
JP2006244794A (ja) 2005-03-02 2006-09-14 Okaya Electric Ind Co Ltd 放電管

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2010086305A1 *

Also Published As

Publication number Publication date
EP2392057B1 (fr) 2012-10-31
US8508904B2 (en) 2013-08-13
KR20110119765A (ko) 2011-11-02
CN102301549B (zh) 2013-10-23
JP2012516529A (ja) 2012-07-19
KR101617060B1 (ko) 2016-04-29
US20120014029A1 (en) 2012-01-19
JP5596705B2 (ja) 2014-09-24
CN102301549A (zh) 2011-12-28
WO2010086305A1 (fr) 2010-08-05
DE102009006543A1 (de) 2010-08-05

Similar Documents

Publication Publication Date Title
DE19842654B4 (de) Verbesserter Verbundisolator
EP3807920B1 (fr) Tube de commutation sous vide et dispositif de commutation à haute tension
DE2037921C3 (de) Blitzschutzeinrichtung
EP2614508A2 (fr) Composant résistance et procédé de fabrication d'un composant résistance
EP2392057B1 (fr) Limiteur de surtension
DE102013102686A1 (de) Elektronisches Bauelement
WO2019007566A1 (fr) Limiteur pour la protection contre les surtensions
DE102013225835A1 (de) Reihenfunkenstrecke
DE2843120C2 (de) Gekapselte Blitzschutzvorrichtung
DE102014015611A1 (de) Überspannungsableiter
DE102014015609B3 (de) Überspannungsableiter
DE3914624C2 (fr)
DE102014015612B4 (de) Überspannungsableiter
CH630754A5 (de) Ueberspannungsableiter mit geerdetem gehaeuse und einem darin angeordneten stapel nichtlinearer widerstaende.
WO2010000770A1 (fr) Ampoule à vide
DE2321726A1 (de) Funkenstreckenanordnung
DE2821939C2 (de) Überspannungsschutzvorrichtung
DE102019109543B3 (de) Mehrfach-Funkenstrecke in Stapelanordnung mit Hochspannungs-Triggerschaltung
DE102022110330A1 (de) Mehrfachfunkenstrecke
DE102015116332B4 (de) Ableiter, Verfahren zur Herstellung des Ableiters und Verfahren zum Betrieb des Ableiters
DE102019109542A1 (de) Mehrfach-Funkenstrecke in Stapelanordnung mit Multikontaktbauelement zur Kontaktierung und Triggerung
DE102013210117A1 (de) Gasentladungsröhre mit Zündhilfe
EP2916401B1 (fr) Éclateur
WO1981002812A1 (fr) Dispositif derivateur de surtension blinde
EP3057109A1 (fr) Protection contre les surtensions

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20110826

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

Ref country code: CH

Ref legal event code: EP

RIN1 Information on inventor provided before grant (corrected)

Inventor name: ZIMMERMANN, GERO

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 582442

Country of ref document: AT

Kind code of ref document: T

Effective date: 20121115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502010001559

Country of ref document: DE

Effective date: 20121227

REG Reference to a national code

Ref country code: SE

Ref legal event code: TRGR

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130228

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130131

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130201

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130228

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

BERE Be: lapsed

Owner name: EPCOS A.G.

Effective date: 20130131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130131

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130131

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20130801

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20130211

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130131

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502010001559

Country of ref document: DE

Effective date: 20130801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130126

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20140126

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140126

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121031

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130126

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20100126

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 7

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 582442

Country of ref document: AT

Kind code of ref document: T

Effective date: 20150126

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150126

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20180124

Year of fee payment: 9

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20180124

Year of fee payment: 9

Ref country code: SE

Payment date: 20180125

Year of fee payment: 9

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 502010001559

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190801

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190127

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131