EP2272085A2 - Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat - Google Patents

Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat

Info

Publication number
EP2272085A2
EP2272085A2 EP09729442A EP09729442A EP2272085A2 EP 2272085 A2 EP2272085 A2 EP 2272085A2 EP 09729442 A EP09729442 A EP 09729442A EP 09729442 A EP09729442 A EP 09729442A EP 2272085 A2 EP2272085 A2 EP 2272085A2
Authority
EP
European Patent Office
Prior art keywords
substrate
copper
layer
bath
hours
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP09729442A
Other languages
German (de)
English (en)
French (fr)
Inventor
Clément BARRIERE
Pierre Fau
Bruno Chaudret
Olivier Margeat
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Centre National de la Recherche Scientifique CNRS
STMicroelectronics Tours SAS
Original Assignee
Centre National de la Recherche Scientifique CNRS
STMicroelectronics Tours SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Centre National de la Recherche Scientifique CNRS, STMicroelectronics Tours SAS filed Critical Centre National de la Recherche Scientifique CNRS
Publication of EP2272085A2 publication Critical patent/EP2272085A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1633Process of electroless plating
    • C23C18/1675Process conditions
    • C23C18/168Control of temperature, e.g. temperature of bath, substrate
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1633Process of electroless plating
    • C23C18/1675Process conditions
    • C23C18/1682Control of atmosphere
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1633Process of electroless plating
    • C23C18/1689After-treatment
    • C23C18/1692Heat-treatment
    • C23C18/1696Control of atmosphere
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1633Process of electroless plating
    • C23C18/1689After-treatment
    • C23C18/1692Heat-treatment
    • C23C18/1698Control of temperature
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/18Pretreatment of the material to be coated
    • C23C18/1851Pretreatment of the material to be coated of surfaces of non-metallic or semiconducting in organic material
    • C23C18/1872Pretreatment of the material to be coated of surfaces of non-metallic or semiconducting in organic material by chemical pretreatment
    • C23C18/1886Multistep pretreatment
    • C23C18/1889Multistep pretreatment with use of metal first
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/18Pretreatment of the material to be coated
    • C23C18/20Pretreatment of the material to be coated of organic surfaces, e.g. resins
    • C23C18/2006Pretreatment of the material to be coated of organic surfaces, e.g. resins by other methods than those of C23C18/22 - C23C18/30
    • C23C18/2046Pretreatment of the material to be coated of organic surfaces, e.g. resins by other methods than those of C23C18/22 - C23C18/30 by chemical pretreatment
    • C23C18/2073Multistep pretreatment
    • C23C18/208Multistep pretreatment with use of metal first
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76871Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76873Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76871Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76874Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroless plating

Definitions

  • the present invention relates, in general, a metallization method of a substrate and, more particuliè ⁇ surely, a method of forming a primer layer permet- as the subsequent deposition of a metal.
  • the components formed in integrated circuits are generally interconnected using metal tracks, for example copper, formed on the surface of a substrate.
  • metal tracks for example copper
  • One of them consists in producing a non-electrolytic deposition of copper on the substrate.
  • non-electrolytic deposition or “electroless” is meant a deposit made electrolessly without the use of electrodes.
  • a priming layer which allows a good grip on the substrate and which constitutes a primer to the autocatalytic reaction.
  • Known methods for training this type of primer layer implement expensive operations, for example opera suites ⁇ physical deposition tions, e.g.
  • phase physical deposition vapor (“physical vapor deposition", PVD), and etching, for example plasma etching.
  • etching for example plasma etching.
  • several steps are generally necessary to form, on the one hand, a layer of a material that provides adhesion on the substrate and, on the other hand, seeds of a material that allows the autocatalytic reaction of the metal.
  • the material providing the adhesion to the substrate is a material based on tantalum nitride (TaN) or titanium nitride (TiN) and the material for the autocatalytic reaction of the metal is a palladium-based material (Pd ), tin (Sn) and / or ruthenium (Ru).
  • the invention proposes to provide an adhesion and catalytic layer by immersing one or more substrates in a single bath comprising a mixture of a copper or nickel compound and a compound allowing adhesion to the substrate.
  • an embodiment provides a method of forming, on a substrate, a priming layer for subsequent deposition of a layer of a metal, comprising immersing the substrate in a bath comprising a substrate material.
  • a substrate material comprising a substrate material.
  • the subsequent deposition is a non-electrolytic deposit.
  • the bath is maintained at a temperature between 80 and 130 0 C, preferably 110 0 C, and a hydrogen atmosphere is maintained above the bath so as to have a total pressure between 2000 and 4000 hectopascals, preferably 3000 hectopascals, the substrate being immersed for several hours, preferably for about eight hours.
  • said material is tetraethoxysilane (TEOS). According to one embodiment, the concentration of
  • the copper or nickel amidinate in TEOS is between 15 grams per liter and the saturation concentration of the amidinate in TEOS.
  • the substrate is made of a material, or is coated with a material, included in the group comprising silicon oxide, silicon, glass, benzobicyclobutene (BCB), and conductive materials. .
  • the immersion step is followed by venting then an annealing step, at a temperature between 250 and 350 0 C, preferably about
  • the substrate comprises trenches and / or vias.
  • the bath comprises a photosensitive compound.
  • Another embodiment provides a pretreatment agent applied to a substrate to be coated with a layer of a metal, consisting of a solvent of the family of ethoxysilanes or siloxanes and a nickel or copper amidinate .
  • FIG. 1 illustrates a step of forming an electroless plating initiation layer according to one embodiment of the present invention
  • Figure 2 shows a flowchart of a method according to an embodiment of the present invention
  • FIGS. 3A to 3C are sectional views illustrating an example of application of an embodiment of the method to the formation of metal tracks on an integrated circuit
  • Figs. 4A to 4D are sectional views illustrating an exemplary application of an embodiment of the method to formation of a track and a conductor via an interconnection stack of an integrated circuit.
  • FIG. 1 illustrates a step of forming an electroless plating priming layer according to one embodiment of the present invention.
  • a nacelle 3 in which are disposed several substrates 5 whose surfaces, or surface portions, must be metallized.
  • the vessel 1 is filled with a bath 7 which comprises a mixture of a copper compound and a compound for adhesion to the substrate.
  • the adhesion compound is a compound of the family of ethoxysilanes or siloxanes, for example tetraethoxysilane (TEOS) of the following semi-developed formula:
  • Et denotes an ethyl group
  • TEOS used as a solvent, forms a rough adhesion agent to the substrate.
  • the copper compound is a copper amidinate.
  • this copper amidinate may be copper (N, N'-diisopropylacetamidinate), of empirical formula [Cu ( 1 Pr-amd)] 2, and of the following semi-developed formula: iPr iPr
  • amidinate used may be any known type of copper amidinate.
  • Fig. 2 is a flowchart of a method of forming a non-electrolytic deposition priming layer according to an embodiment of the present invention.
  • a bath containing a mixture of copper amidinate and TEOS is prepared.
  • concentration of copper amidinate in TEOS will be between 15 and 150 grams per liter (up to the saturation concentration of the amidinate in the solvent).
  • step 13 the substrates are prepared for their treatment (cleaning by plasma ).
  • step 15 the substrates are arranged in a nacelle.
  • step 17 the nacelle is immersed in the bath for several hours, for example from two to fifteen hours, and preferably for eight hours.
  • a hydrogen atmosphere is maintained at a pressure of between 1000 and 3000 hectopascals (total pressure between 2000 and 4000 hectopascals), and preferably 2000 hectopascals (total pressure of 3000 hectopascals), as is illustrated in Figure 1 by arrows 9.
  • the bath is maintained at a temperature between 80 and 130 0 C and, preferably, at a temperature of about 110 0 C to obtain good adhesion of the priming layer formed on the substrate.
  • the nacelle (s) are removed from the tank and vented.
  • step 21 the substrates, maintained or not in the nacelle, are annealed to densify the layer obtained.
  • This annealing is carried out at a temperature of between 200 and 350 ° C., preferably 300 ° C., for a period of between two and four hours, for example three hours, under a flow of hydrogen and / or argon. .
  • This step is optional in that the priming layer formed during the immersion also densifies in the open air. Annealing, however, has the advantage of accelerating this phenomenon.
  • a priming layer having a thickness of approximately 0.3 ⁇ m.
  • Figs. 3A-3C are sectional views illustrating an exemplary application of an embodiment of the priming layer deposition method to the formation of metal tracks on an integrated circuit.
  • FIG. 3A illustrates a substrate 5 coated with a priming layer 23 formed by the method described in connection with FIGS. 1 and 2.
  • a photolithography of the priming layer 23 is carried out so as to form openings 25 in this layer and leave portions 27 at the locations where the tracks are desired.
  • the photolithography ⁇ graphy may conventionally be carried out using a mask and / or a suitable resin for obtaining slopes and / or portions 27 of desired dimensions.
  • the etching may be a liquid etching with FeCl3 iron chloride.
  • a photosensitive compound may be added to the bath 7 so as to render the priming layer 23 photosensitive and to eliminate certain steps of the photolithography.
  • the non-electrolytic deposition is carried out.
  • a non-electrolytic deposit of copper will be considered here.
  • the substrates are immersed in a bath comprising, in a conventional manner, the following elements:
  • a source of copper for example a sulfate salt CUSO 4, 5H 2 O;
  • a reducing agent for example formaldehyde (HCOH);
  • a pH stabilizer a hydroxide, for example
  • - complexing agents for example EDTA (ethylenediaminetetraacetic acid, C] _OH] _6N2 ⁇ g) to prevent spontaneous deposition of copper in the bath; and
  • additives which make it possible to improve the quality of the deposit, for example surfactants, stabilizers, wetting agents, accelerating agents and / or retarders.
  • Figure 3C illustrates the result obtained after performing the electroless deposition of copper on the structure of Figure 3B.
  • On each of the portions 27 is formed a portion of copper 29.
  • the copper portions 29 are formed in a direction perpendicular to the surface of the substrate 5.
  • the copper portions 29 may have a thickness of up to 5 microns.
  • the substrate 5 may be a semiconductor wafer, for example made of silicon, but the invention is also applicable to the formation of copper portions on any other type of substrate, for example on substrates insulators such as glass plates, layers of silicon oxide (SiO 2) or benzocyclobutene (BCB), or on conductive substrates.
  • substrates insulators such as glass plates, layers of silicon oxide (SiO 2) or benzocyclobutene (BCB), or on conductive substrates.
  • FIG. 4A-4D are sectional views illustrating an example of application of the method according to one embodiment to the formation of a track and a conductive via in an interconnection stack of an integrated circuit.
  • FIG. 4A starts from an interconnection stack in which an interconnection level N is formed, this level comprising an insulating layer 33, for example made of BCB or SiC> 2, on which a conducting track 35 is formed. , shown here in section along its length.
  • an interconnection level N is formed on the interconnection level N is formed a layer of an insulating material 37 (interconnection level N + l), the surface is etched (opening 39) so as to define the ⁇ convenient location with the conductive material in the level of higher interconnection (tracks and vias of level N + 1).
  • the structure was immersed in a bath such as that of FIG. 1 and the associated procedure presented above was followed.
  • a priming layer 41 is obtained on the surface of the insulating material 37 and on the walls and bottom of the opening 39.
  • a non-electrolytic deposit for example copper
  • This deposit forms, in the opening 39 and on the layer 41, a copper layer 43.
  • a chemical-mechanical polishing (CMP) of the structure of FIG. 4C was carried out so as to reveal the upper surface of the insulating layer 37. The level of interconnection N is then obtained. + l.
  • this method also applies to the metallization of a substrate having any other shape, for example a substrate comprising vias and / or trenches.
  • the method according to one embodiment may also allow the metallization of more complex forms on the surface of a substrate.
  • the non-electrolytic deposition carried out on the copper or nickel based priming layer may be a deposit of any known metal that may be deposited on such a priming layer.
  • a priming layer formed using copper amidinate copper, nickel or platinum may be deposited in particular.
  • nickel amidinate On a priming layer formed using nickel amidinate, can be deposited in particular copper, nickel, platinum or gold.
  • the copper or nickel based priming layer may be formed on any other type of known substrate, having any kind of more or less pronounced relief.
  • the priming layer formed according to one embodiment may also be used as a priming layer for electrolytic deposits.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemically Coating (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
EP09729442A 2008-03-28 2009-03-30 Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat Withdrawn EP2272085A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0852045A FR2929449A1 (fr) 2008-03-28 2008-03-28 Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat
PCT/FR2009/050524 WO2009125143A2 (fr) 2008-03-28 2009-03-30 Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat

Publications (1)

Publication Number Publication Date
EP2272085A2 true EP2272085A2 (fr) 2011-01-12

Family

ID=39957941

Family Applications (1)

Application Number Title Priority Date Filing Date
EP09729442A Withdrawn EP2272085A2 (fr) 2008-03-28 2009-03-30 Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat

Country Status (5)

Country Link
US (1) US9093381B2 (zh)
EP (1) EP2272085A2 (zh)
CN (1) CN101981663B (zh)
FR (1) FR2929449A1 (zh)
WO (1) WO2009125143A2 (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8598465B2 (en) * 2011-01-27 2013-12-03 Northrop Grumman Systems Corporation Hermetic circuit ring for BCB WSA circuits
US9295163B2 (en) 2013-05-30 2016-03-22 Dyi-chung Hu Method of making a circuit board structure with embedded fine-pitch wires
US10966327B2 (en) 2016-01-29 2021-03-30 Jcu Corporation Method for forming circuit on substrate
US10410883B2 (en) 2016-06-01 2019-09-10 Corning Incorporated Articles and methods of forming vias in substrates
US10794679B2 (en) 2016-06-29 2020-10-06 Corning Incorporated Method and system for measuring geometric parameters of through holes
US10134657B2 (en) 2016-06-29 2018-11-20 Corning Incorporated Inorganic wafer having through-holes attached to semiconductor wafer
US11078112B2 (en) 2017-05-25 2021-08-03 Corning Incorporated Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same
US10580725B2 (en) 2017-05-25 2020-03-03 Corning Incorporated Articles having vias with geometry attributes and methods for fabricating the same
US11554984B2 (en) 2018-02-22 2023-01-17 Corning Incorporated Alkali-free borosilicate glasses with low post-HF etch roughness
US11152294B2 (en) 2018-04-09 2021-10-19 Corning Incorporated Hermetic metallized via with improved reliability
CN113474311B (zh) 2019-02-21 2023-12-29 康宁股份有限公司 具有铜金属化贯穿孔的玻璃或玻璃陶瓷制品及其制造过程

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1563117B1 (en) * 2002-11-15 2010-01-06 President And Fellows Of Harvard College Atomic layer deposition using metal amidinates
US7166732B2 (en) * 2004-06-16 2007-01-23 Advanced Technology Materials, Inc. Copper (I) compounds useful as deposition precursors of copper thin films
WO2006012052A2 (en) * 2004-06-25 2006-02-02 Arkema, Inc. Amidinate ligand containing chemical vapor deposition precursors
US20070235876A1 (en) * 2006-03-30 2007-10-11 Michael Goldstein Method of forming an atomic layer thin film out of the liquid phase
US7687911B2 (en) * 2006-09-07 2010-03-30 Intel Corporation Silicon-alloy based barrier layers for integrated circuit metal interconnects
US20080160204A1 (en) * 2006-12-28 2008-07-03 Lavoie Adrien R Spontaneous copper seed deposition process for metal interconnects

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2009125143A3 *

Also Published As

Publication number Publication date
WO2009125143A2 (fr) 2009-10-15
WO2009125143A3 (fr) 2009-12-10
FR2929449A1 (fr) 2009-10-02
US20110117271A1 (en) 2011-05-19
US9093381B2 (en) 2015-07-28
CN101981663A (zh) 2011-02-23
CN101981663B (zh) 2012-09-05

Similar Documents

Publication Publication Date Title
WO2009125143A2 (fr) Procede de formation d'une couche d'amorcage de depot d'un metal sur un substrat
JP5568811B2 (ja) 基板中間体、基板及び貫通ビア電極形成方法
US8138084B2 (en) Electroless Cu plating for enhanced self-forming barrier layers
US7694413B2 (en) Method of making a bottomless via
US20080296768A1 (en) Copper nucleation in interconnects having ruthenium layers
TWI522499B (zh) A method of modifying the reduced graphene layer on the surface of the substrate
FR2901406A1 (fr) Processus d'amelioration de la formation d'un couvercle de ligne en cuivre
US9048296B2 (en) Method to fabricate copper wiring structures and structures formed thereby
JP2007194624A (ja) 銅でないメッキ可能層の上への銅の直接電気メッキのための方法
TWI378532B (en) Apparatus and method for integrated surface treatment and deposition for copper interconnect
US7365011B2 (en) Catalytic nucleation monolayer for metal seed layers
Osaka et al. Characterization of chemically-deposited NiB and NiWB thin films as a capping layer for ULSI application
JP2005056945A (ja) 半導体装置の製造方法
FR2892229A1 (fr) Procede de fabrication d'une couche d'accroche metallique
JP2002033323A (ja) 銅相互接続部を有する半導体デバイスの製造方法
JP2007180496A (ja) 金属シード層の製造方法
KR100859259B1 (ko) 캡층 형성을 위한 코발트 계열 합금 무전해 도금 용액 및이를 이용하는 무전해 도금 방법
TW201021113A (en) Method for repairing copper diffusion barrier layers on a semiconductor solid substrate and repair kit for implementing this method
EP1328012A1 (fr) Procédé de fabrication d'un composant électronique incorporant un microcomposantinductif
KR100488223B1 (ko) 무전해 도금 방법, 매입형 배선, 및 매입형 배선 형성 방법
JP2006120870A5 (zh)
JP3820329B2 (ja) 半導体基板のめっき方法
JP2009147195A (ja) 銅拡散防止用バリア膜、同バリア膜の形成方法、ダマシン銅配線用シード層の形成方法及びダマシン銅配線を備えた半導体ウェハー
EP1320123A1 (fr) Procédé de fabrication d'un composant électronique incorporant un micro-composant inductif
JP4563389B2 (ja) 無電解メッキ化学反応を用いた深いビアシードの修復

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20101014

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA RS

DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20151001