EP1678074A1 - Procede et dispositif pour assembler solidement, de maniere isolante et electroconductrice, des plaquettes de semiconducteurs traitees - Google Patents
Procede et dispositif pour assembler solidement, de maniere isolante et electroconductrice, des plaquettes de semiconducteurs traiteesInfo
- Publication number
- EP1678074A1 EP1678074A1 EP04802660A EP04802660A EP1678074A1 EP 1678074 A1 EP1678074 A1 EP 1678074A1 EP 04802660 A EP04802660 A EP 04802660A EP 04802660 A EP04802660 A EP 04802660A EP 1678074 A1 EP1678074 A1 EP 1678074A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- glass
- conductive
- electrically
- electrically conductive
- disks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00261—Processes for packaging MEMS devices
- B81C1/00301—Connecting electric signal lines from the MEMS device with external electrical signal lines, e.g. through vias
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/09—Packages
- B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
- B81B2207/093—Conductive package seal
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/01—Packaging MEMS
- B81C2203/0172—Seals
- B81C2203/019—Seals characterised by the material or arrangement of seals between parts
Definitions
- the invention relates to a method for connecting processed semiconductor wafers by means of electrically conductive and electrically insulating structured connection intermediate layers. A pane arrangement that can be produced with the method is also affected.
- connection of processed semiconductor wafers is used in the production of microelectronic and microelectromechanical systems in order to cover certain structures with a cap already in the wafer process. This step is necessary on the one hand to protect sensitive mechanical structures during subsequent processing steps or to actually encapsulate the individual elements, e.g. optical components to be made in the pane structure and thus to enable special structures.
- Usual methods for connecting e.g. System and cover disks are anodic and direct bonding, as well as bonding using low-melting glass interlayers (glass frit bonding).
- the mechanically or electrically active elements are usually located on the system disk.
- the cover disk on the other hand, mostly serves only as a covering protection (cap) and has no or only little electrical structures according to the prior art.
- the bonding methods listed above have the property that the wafers are not connected to one another in a conductive manner.
- One reason for this is that the cover plate itself is not conductive (anodic bonding).
- intermediate layers created during bonding are not conductive (bond oxide with direct bonding, intermediate glass layer with glass frit bonding).
- An electrical connection of the entire cover is sometimes necessary in order to connect it to a certain potential, eg ground.
- evaluation electrodes on the cover are necessary, which must be contacted to the system pane in order to enable wire bonding during the assembly and connection process on one level.
- the invention is based on the technical problem of designing a connection method in such a way that there is a firm and tightly sealed connection of at least two semiconductor wafers with simultaneous electrical connection of the wafers.
- the combination of conductive and insulating glass structures in glass-frit bonding reaches areas of the cover plate in order to be electrically connected.
- the invention is particularly suitable for microelectromechanical structures that are integrated with structures of the evaluation electronics.
- more than two semiconductor wafers can be connected to one another in a stack. There are also middle areas in this stack, whereby the cover disk and the system disk can be present at the same time.
- FIG. 1 is a system pane 1, which was connected to a cover pane 2 according to an example of a method, in a schematic sectional illustration along the line / plane A-A of FIG. 2.
- FIG. 2 is a top view of an arrangement as shown in FIG. 1.
- FIG. 3 is a variant of the conductive connection between the system pane and the cover pane.
- FIG. 4 is a further variant of the conductive connection between the system pane and the cover pane analogous to FIG. 3.
- low-melting structured insulating glass intermediate layers 6, 6a, 6b and the electrically conductive solder 5 based on glass (glass paste) connect the system pane 1 to the cover pane 2, while at the same time a selective contacting of the cover pane 2 to the system pane 1 or is produced between electrically active structures 3 of both disks (as a product) or is produced (as a method).
- the application and premelting of the two glass solders 6, 5 can be carried out separately and in succession.
- the first glass solder 6 is applied and premelted (as a structured layer), separated and the second glass solder 5 is applied and premelted at a distance therefrom.
- the glass pastes are conditioned to the usual extent and extent, just like the common processes in semiconductor technology.
- the conductive and non-conductive window connections are formed simultaneously.
- the processing temperatures of the two glasses used are in the same range.
- the mainly mechanically load-bearing pane connection 6, 6a, 6b can be realized using the one glass solder. Its thermal expansion is very well matched to that of silicon. The electrical contact areas must be kept small in order to minimize mechanical stress.
- section line A is drawn, which, provided with a step, results in the section view of FIG. 1.
- the cover 2 is shown only symbolically as a cover disk, actually removed, in order to be able to see the structures underneath.
- the pane 2 is covered with a check pattern, is clearly assigned to FIG. 1 with regard to its edge regions and hides or covers the structure 3 to be protected, but at the same time leaves the hermetic seal and the mechanical support by the frame-shaped insulator layer (the structured layer 6a, 6b, 6) recognize.
- the bond pads and the conductor tracks 4 can also be seen in this picture, outside and below the cover plate 2.
- SOI panes 8 silicon-on-insulator
- FIG. 3 it is possible to electrically connect the substrate 11 of the SOI pane via the conductive glass solder 5.
- the active layer 9 of the SOI substrate and the buried oxide 10 have to be opened at the corresponding point, so that the electrically conductive glass solder 5 can flow into the opening and thus contact the carrier disk.
- the semiconductor layer 9 is insulated on the hole walls.
- An intermediate insulator 7, see FIG. 1, is not shown in FIG. 3. Since the current SOI-based technologies contain these sub-steps, there is no additional effort.
- the intermediate insulator 7a is defined in terms of area within the opening which is occupied by the conductive glass solder 5, but which does not extend to the semiconductor layer 9 touching after one in particular cylindrical insulator layer 7a is provided, which on top of the semiconductor layer 9 can also have a peripheral edge, round, angular or otherwise shaped.
- the conductor track 4 is only provided above this edge and the semiconductor layer 9.
- the embodiment according to FIG. 4 is designed in the same way as that in FIG. 3, so that reference is made to the description there.
- the glasses or glass pastes can also be applied in the reverse order or on the system pane 1, with correspondingly adapted further method steps, as shown above. LIST OF REFERENCE NUMBERS
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Micromachines (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Pressure Sensors (AREA)
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10350460A DE10350460B4 (de) | 2003-10-29 | 2003-10-29 | Verfahren zur Herstellung von mikromechanische und/ oder mikroelektronische Strukturen aufweisenden Halbleiterbauelementen, die durch das feste Verbinden von mindestens zwei Halbleiterscheiben entstehen, und entsprechende Anordnung |
PCT/DE2004/002413 WO2005042401A1 (fr) | 2003-10-29 | 2004-10-29 | Procede et dispositif pour assembler solidement, de maniere isolante et electroconductrice, des plaquettes de semiconducteurs traitees |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1678074A1 true EP1678074A1 (fr) | 2006-07-12 |
Family
ID=34529872
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP04802660A Withdrawn EP1678074A1 (fr) | 2003-10-29 | 2004-10-29 | Procede et dispositif pour assembler solidement, de maniere isolante et electroconductrice, des plaquettes de semiconducteurs traitees |
Country Status (7)
Country | Link |
---|---|
US (1) | US8129255B2 (fr) |
EP (1) | EP1678074A1 (fr) |
JP (1) | JP2007510295A (fr) |
CN (1) | CN1874956A (fr) |
CA (1) | CA2543736A1 (fr) |
DE (2) | DE10350460B4 (fr) |
WO (1) | WO2005042401A1 (fr) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7253495B2 (en) | 2002-10-15 | 2007-08-07 | Marvell World Trade Ltd. | Integrated circuit package with air gap |
US7791424B2 (en) * | 2002-10-15 | 2010-09-07 | Marvell World Trade Ltd. | Crystal oscillator emulator |
US7760039B2 (en) * | 2002-10-15 | 2010-07-20 | Marvell World Trade Ltd. | Crystal oscillator emulator |
US20060113639A1 (en) * | 2002-10-15 | 2006-06-01 | Sehat Sutardja | Integrated circuit including silicon wafer with annealed glass paste |
US7768360B2 (en) * | 2002-10-15 | 2010-08-03 | Marvell World Trade Ltd. | Crystal oscillator emulator |
DE102006040115A1 (de) * | 2006-08-26 | 2008-03-20 | X-Fab Semiconductor Foundries Ag | Verfahren und Anordnung zur hermetisch dichten vertikalen elektrischen Durchkontaktierung von Deckscheiben der Mikrosystemtechnik |
US8138062B2 (en) * | 2009-12-15 | 2012-03-20 | Freescale Semiconductor, Inc. | Electrical coupling of wafer structures |
EP3101805B1 (fr) * | 2015-06-01 | 2019-04-03 | Aros Electronics AB | Réduction d'ondulation de bus cc |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3837300A1 (de) * | 1988-11-03 | 1990-05-23 | Messerschmitt Boelkow Blohm | Verfahren zur herstellung von mikroelektronischen schaltungen und hybriden |
US5094969A (en) * | 1989-09-14 | 1992-03-10 | Litton Systems, Inc. | Method for making a stackable multilayer substrate for mounting integrated circuits |
DE4006108A1 (de) * | 1990-02-27 | 1991-08-29 | Bosch Gmbh Robert | Verfahren zum aufbau von mikromechanischen bauelementen in dickschichttechnik |
US5164328A (en) * | 1990-06-25 | 1992-11-17 | Motorola, Inc. | Method of bump bonding and sealing an accelerometer chip onto an integrated circuit chip |
US5545912A (en) * | 1994-10-27 | 1996-08-13 | Motorola, Inc. | Electronic device enclosure including a conductive cap and substrate |
JP3514349B2 (ja) | 1996-02-13 | 2004-03-31 | 株式会社日立国際電気 | マイクロパッケージ構造 |
DE19616014B4 (de) | 1996-04-23 | 2006-04-20 | Robert Bosch Gmbh | Verfahren zur Herstellung von mikromechanische Strukturen aufweisenden Halbleiterbauelementen |
EP0877003B1 (fr) | 1997-05-09 | 2002-09-18 | JSR Corporation | Composition de pâte de verre |
EP0886144B1 (fr) | 1997-06-19 | 2006-09-06 | STMicroelectronics S.r.l. | Capteur scellé hermétiquement avec microstructure mobile |
GB9713831D0 (en) * | 1997-06-30 | 1997-09-03 | Fry Metals Inc | Sealing glass paste for cathode ray tubes |
US5955771A (en) * | 1997-11-12 | 1999-09-21 | Kulite Semiconductor Products, Inc. | Sensors for use in high vibrational applications and methods for fabricating same |
US6020646A (en) * | 1997-12-05 | 2000-02-01 | The Charles Stark Draper Laboratory, Inc. | Intergrated circuit die assembly |
JP3689598B2 (ja) * | 1998-09-21 | 2005-08-31 | キヤノン株式会社 | スペーサの製造方法および前記スペーサを用いた画像形成装置の製造方法 |
JP2000114409A (ja) | 1998-10-07 | 2000-04-21 | Kyocera Corp | 電子部品収納用容器 |
US6016121A (en) * | 1998-10-09 | 2000-01-18 | Rockwell Collins, Inc. | Multiple frequency GPS receive operation using single frequency sequencing |
WO2000074100A1 (fr) * | 1999-05-28 | 2000-12-07 | Matsushita Electric Industrial Co., Ltd. | Procede de production pour panneau d'affichage au plasma ayant d'excellentes caracteristiques lumineuses |
ATE352101T1 (de) * | 2000-02-09 | 2007-02-15 | Imec Inter Uni Micro Electr | Verfahren zur flip-chip-montage von halbleitervorrichtungen mit klebstoffen |
US20030021004A1 (en) * | 2000-12-19 | 2003-01-30 | Cunningham Shawn Jay | Method for fabricating a through-wafer optical MEMS device having an anti-reflective coating |
DE10141753A1 (de) * | 2001-08-29 | 2003-03-20 | Orga Kartensysteme Gmbh | Verfahren zur Montage eines elektronischen Bauelementes auf einer Trägerstuktur in Face-Down-Technik |
US6975016B2 (en) * | 2002-02-06 | 2005-12-13 | Intel Corporation | Wafer bonding using a flexible bladder press and thinned wafers for three-dimensional (3D) wafer-to-wafer vertical stack integration, and application thereof |
US6498057B1 (en) * | 2002-03-07 | 2002-12-24 | International Business Machines Corporation | Method for implementing SOI transistor source connections using buried dual rail distribution |
US20030190936A1 (en) * | 2002-03-12 | 2003-10-09 | Chen-Chao Fan | Charge socket for hands-free cellular phone in vehicle |
-
2003
- 2003-10-29 DE DE10350460A patent/DE10350460B4/de not_active Expired - Fee Related
-
2004
- 2004-10-29 DE DE112004002626T patent/DE112004002626D2/de not_active Ceased
- 2004-10-29 CN CNA2004800319774A patent/CN1874956A/zh active Pending
- 2004-10-29 CA CA002543736A patent/CA2543736A1/fr not_active Abandoned
- 2004-10-29 JP JP2006537055A patent/JP2007510295A/ja active Pending
- 2004-10-29 WO PCT/DE2004/002413 patent/WO2005042401A1/fr active Application Filing
- 2004-10-29 EP EP04802660A patent/EP1678074A1/fr not_active Withdrawn
- 2004-10-29 US US10/595,303 patent/US8129255B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
See references of WO2005042401A1 * |
Also Published As
Publication number | Publication date |
---|---|
DE112004002626D2 (de) | 2006-09-21 |
CA2543736A1 (fr) | 2005-05-12 |
DE10350460A1 (de) | 2005-06-30 |
JP2007510295A (ja) | 2007-04-19 |
US20080029878A1 (en) | 2008-02-07 |
CN1874956A (zh) | 2006-12-06 |
US8129255B2 (en) | 2012-03-06 |
DE10350460B4 (de) | 2006-07-13 |
WO2005042401A1 (fr) | 2005-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2170763B1 (fr) | Procédé de production d'un composant, et composant obtenu | |
DE102010039057B4 (de) | Sensormodul | |
DE102015102869B4 (de) | MEMS-Bauelement mit hoher Integrationsdichte und Verfahren zu seiner Herstellung | |
DE102010029504B4 (de) | Bauelement mit einer Durchkontaktierung und Verfahren zu dessen Herstellung | |
EP2287916A2 (fr) | Connexion et logement des modules à circuits integrés | |
DE10325020B4 (de) | Verfahren zum Versiegeln eines Halbleiterbauelements und damit hergestellte Vorrichtung | |
WO2008025725A1 (fr) | Procédé de scellement hermétique et de mise en contact électrique d'une structure micro-électromécanique et microsystème ainsi produit (mems) | |
DE102015101566B4 (de) | Mems-schalter mit konstanter kapazität und herstellungsverfahren hierfür | |
EP1678074A1 (fr) | Procede et dispositif pour assembler solidement, de maniere isolante et electroconductrice, des plaquettes de semiconducteurs traitees | |
DE102007044806A1 (de) | Mikromechanisches Bauelement und Verfahren zur Herstellung eines mikromechanischen Bauelements | |
DE102008042382A1 (de) | Kontaktanordnung zur Herstellung einer beabstandeten, elektrisch leitfähigen Verbindung zwischen mikrostrukturierten Bauteilen | |
DE10035564B4 (de) | Mikromechanisches Gehäuse | |
DE4311762C2 (de) | Verfahren zur Verbindung elektrischer Kontaktstellen | |
DE10331322A1 (de) | Elektronisches Bauelement und Verfahren zur Herstellung | |
DE102018125378B3 (de) | Anodisches Bonden eines Glassubstrats mit Kontaktdurchführungen an ein Siliziumsubstrat | |
DE10231730A1 (de) | Mikrostrukturbauelement und Verfahren zu dessen Herstellung | |
DE102007060785B4 (de) | Verfahren zur Herstellung eines (Vielfach-) Bauelements auf Basis ultraplanarer Metallstrukturen | |
DE10157848B4 (de) | Verfahren zur Herstellung eines mikromechanischen Bauelements mit abgeschlossenem Innenraum und mikromechanisches Bauelement mit abgeschlossenem Innenraum | |
DE19800715A1 (de) | Elektrisches Halbleiterelement sowie Verfahren zur Herstellung eines Halbleiterelementes | |
WO2009059850A2 (fr) | Composant micromécanique, processus court de réalisation de composants mems | |
EP3110748B1 (fr) | Procédé de production d'une pièce et pièce | |
EP1128433B1 (fr) | Methode de connexion de substrats dans une structure verticale à circuits integrés | |
WO2024033223A1 (fr) | Dispositif électrique et procédé de fabrication d'un dispositif électrique | |
DE102004050177A1 (de) | Umverdrahtungsanlage eines Materialschnittstellen aufweisenden elektronischen Bauelements und Verfahren zu seiner Herstellung | |
DE19643318A1 (de) | Mikromechanische Bauelemente und Strukturen und Verfahren zu deren Herstellung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20060519 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1091462 Country of ref document: HK |
|
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Effective date: 20090302 |
|
REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1091462 Country of ref document: HK |