EP1492238A3 - Circuit de génération de signaux numériques - Google Patents
Circuit de génération de signaux numériques Download PDFInfo
- Publication number
- EP1492238A3 EP1492238A3 EP04020211A EP04020211A EP1492238A3 EP 1492238 A3 EP1492238 A3 EP 1492238A3 EP 04020211 A EP04020211 A EP 04020211A EP 04020211 A EP04020211 A EP 04020211A EP 1492238 A3 EP1492238 A3 EP 1492238A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- rot
- signal
- lsb
- rotated
- msb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/066—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
- H03M1/0673—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using random selection of the elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
- H03M1/747—Simultaneous conversion using current sources as quantisation value generators with equal currents which are switched by unary decoded digital signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step
- H03M3/502—Details of the final digital/analogue conversion following the digital delta-sigma modulation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Transmission And Conversion Of Sensor Element Output (AREA)
- Control Of Electric Motors In General (AREA)
- Control Of Velocity Or Acceleration (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB9926650.4A GB9926650D0 (en) | 1999-11-10 | 1999-11-10 | Noise shaping in segmented mixed-signal circuitry |
GB9926650 | 1999-11-10 | ||
GB0002049 | 2000-01-28 | ||
GB0002049A GB0002049D0 (en) | 1999-11-10 | 2000-01-28 | Noise-shaping in segmented mixed-signal circuitry |
EP00309413A EP1100203B1 (fr) | 1999-11-10 | 2000-10-26 | Mise en forme du spectre de bruit aux circuits segmentés à signaux mélangés |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP00309413.3 Division | 2000-10-26 | ||
EP00309413A Division EP1100203B1 (fr) | 1999-11-10 | 2000-10-26 | Mise en forme du spectre de bruit aux circuits segmentés à signaux mélangés |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1492238A2 EP1492238A2 (fr) | 2004-12-29 |
EP1492238A3 true EP1492238A3 (fr) | 2005-03-02 |
EP1492238B1 EP1492238B1 (fr) | 2006-05-24 |
Family
ID=26243511
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP00309413A Expired - Lifetime EP1100203B1 (fr) | 1999-11-10 | 2000-10-26 | Mise en forme du spectre de bruit aux circuits segmentés à signaux mélangés |
EP04020211A Expired - Lifetime EP1492238B1 (fr) | 1999-11-10 | 2000-10-26 | Circuit de génération de signaux numériques |
EP04020210A Expired - Lifetime EP1492237B1 (fr) | 1999-11-10 | 2000-10-26 | Mise en forme du spectre de bruit dans les circuits segmentés à signaux mélangés |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP00309413A Expired - Lifetime EP1100203B1 (fr) | 1999-11-10 | 2000-10-26 | Mise en forme du spectre de bruit aux circuits segmentés à signaux mélangés |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP04020210A Expired - Lifetime EP1492237B1 (fr) | 1999-11-10 | 2000-10-26 | Mise en forme du spectre de bruit dans les circuits segmentés à signaux mélangés |
Country Status (4)
Country | Link |
---|---|
US (1) | US6456218B1 (fr) |
EP (3) | EP1100203B1 (fr) |
JP (1) | JP3980825B2 (fr) |
DE (3) | DE60025141T2 (fr) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE60119476T2 (de) | 2000-10-26 | 2006-11-23 | Fujitsu Ltd., Kawasaki | Segmentierte Schaltungsanordnung |
US7046181B2 (en) * | 2001-11-21 | 2006-05-16 | Analog Devices, Inc. | 2n-1 Shuffling network |
JP2005513853A (ja) * | 2001-12-18 | 2005-05-12 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | デジタル・アナログ・コンバータ |
US6762702B2 (en) * | 2002-01-24 | 2004-07-13 | Broadcom Corporation | Shuffler apparatus and related dynamic element matching technique for linearization of unit-element digital-to-analog converters |
US6614377B1 (en) * | 2002-02-08 | 2003-09-02 | Analog Devices, Inc. | Data-directed scrambler for noise-shaping mixed-signal converters with an arbitrary number of quantization levels |
CN1813408A (zh) * | 2003-06-27 | 2006-08-02 | 皇家飞利浦电子股份有限公司 | 动态非线性得到降低的电流导引数模转换器 |
DE10331545A1 (de) * | 2003-07-11 | 2005-02-10 | Infineon Technologies Ag | Digital-Analog-Wandler und Verfahren zur Digital-Analog-Wandlung |
US7193548B2 (en) * | 2004-01-30 | 2007-03-20 | Hrl Laboratories, Llc | Switching arrangement and DAC mismatch shaper using the same |
US7375667B2 (en) * | 2006-09-19 | 2008-05-20 | Agilent Technologies, Inc. | Discrete synthesis using staggered Nyquist regions avoids guard band induced holes near a Nyquist limit |
US8094052B2 (en) * | 2007-05-03 | 2012-01-10 | Qualcomm, Incorporated | Circuit and method for dynamically selecting circuit elements |
EP2026467B1 (fr) * | 2007-07-30 | 2011-07-13 | ST-Ericsson SA | Convertisseur numérique/analogique de commande de courant particulièrement insensible aux contraintes liées à l'emballage |
US7705757B2 (en) * | 2007-11-30 | 2010-04-27 | Analog Devices, Inc. | Gain matching method and system for single bit gain ranging analog-to-digital converter |
US8085177B2 (en) * | 2009-09-22 | 2011-12-27 | Mediatek Singapore Pte. Ltd. | Digital to analog converter system and method with multi-level scrambling |
CN105099458B (zh) * | 2014-05-09 | 2018-06-29 | 中芯国际集成电路制造(上海)有限公司 | 温度计译码器 |
JP7099904B2 (ja) * | 2018-08-21 | 2022-07-12 | 株式会社メガチップス | デコーダ回路およびデコーダ回路の設計方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5138317A (en) * | 1988-02-17 | 1992-08-11 | Data Conversion Systems Limited | Digital to analogue converter adapted to select input sources based on a preselected algorithm once per cycle of a sampling signal |
US5760726A (en) * | 1996-08-23 | 1998-06-02 | Motorola, Inc. | Digital-to-analog converter with dynamic matching and bit splitting |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6347058Y2 (fr) * | 1980-03-03 | 1988-12-06 | ||
EP0253950B1 (fr) | 1986-07-21 | 1991-07-17 | Deutsche ITT Industries GmbH | Convertisseur numérique-analogique monolithique intégrable |
DE3778554D1 (de) | 1987-12-10 | 1992-05-27 | Itt Ind Gmbh Deutsche | Digital/analog-wandler mit zyklischer ansteuerung von stromquellen. |
US5539405A (en) * | 1993-07-29 | 1996-07-23 | Cirrus Logic, Inc. | DAC achieving monotonicity with equal sources and shift array therefor |
US5404142A (en) * | 1993-08-05 | 1995-04-04 | Analog Devices, Incorporated | Data-directed scrambler for multi-bit noise shaping D/A converters |
US5844515A (en) * | 1994-11-04 | 1998-12-01 | Lg Semicon Co., Ltd | Digital to analog converter and bias circuit therefor |
JP3469326B2 (ja) * | 1994-08-16 | 2003-11-25 | バー−ブラウン・コーポレーション | デジタル−アナログ変換器 |
US6124813A (en) * | 1997-06-06 | 2000-09-26 | Analog Devices, Inc. | Self-linearizing multi-bit DACs |
JP3771006B2 (ja) | 1997-07-09 | 2006-04-26 | 株式会社ルネサステクノロジ | D/aコンバータ |
GB2333190B (en) | 1998-01-08 | 2002-03-27 | Fujitsu Ltd | Cell array circuitry |
-
2000
- 2000-10-26 EP EP00309413A patent/EP1100203B1/fr not_active Expired - Lifetime
- 2000-10-26 DE DE60025141T patent/DE60025141T2/de not_active Expired - Lifetime
- 2000-10-26 EP EP04020211A patent/EP1492238B1/fr not_active Expired - Lifetime
- 2000-10-26 EP EP04020210A patent/EP1492237B1/fr not_active Expired - Lifetime
- 2000-10-26 DE DE60030599T patent/DE60030599T2/de not_active Expired - Lifetime
- 2000-10-26 DE DE60028262T patent/DE60028262T2/de not_active Expired - Lifetime
- 2000-11-09 US US09/708,677 patent/US6456218B1/en not_active Expired - Lifetime
- 2000-11-10 JP JP2000343216A patent/JP3980825B2/ja not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5138317A (en) * | 1988-02-17 | 1992-08-11 | Data Conversion Systems Limited | Digital to analogue converter adapted to select input sources based on a preselected algorithm once per cycle of a sampling signal |
US5760726A (en) * | 1996-08-23 | 1998-06-02 | Motorola, Inc. | Digital-to-analog converter with dynamic matching and bit splitting |
Non-Patent Citations (4)
Title |
---|
BAIRD R T ET AL: "LINEARITY ENHANCEMENT OF MULTIBIT DELTA SIGMA A/D AND CONVERTERS USING DATA WIGHTED AVERAGING", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, IEEE INC. NEW YORK, US, vol. 42, no. 12, 1 December 1995 (1995-12-01), pages 753 - 762, XP000553740, ISSN: 1057-7130 * |
LEUNG B H ET AL: "MULTIBIT SIGMA-DELTA A/D CONVERTER INCORPORATING A NOVEL CLASS OF DYNAMIC ELEMENT MATCHING TECHNIQUES", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, IEEE INC. NEW YORK, US, vol. 39, no. 1, 1992, pages 35 - 51, XP000306844, ISSN: 1057-7130 * |
NYS O J A P ET AL: "AN ANALYSIS OF DYNAMIC ELEMENT MATCHING TECHNIQUES IN SIGMA-DELTA MODULATION", 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS). CIRCUITS AND SYSTEMS CONNECTING THE WORLD. ATLANTA, MAY 12 - 15, 1996, IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), NEW YORK, IEEE, US, vol. 1, 12 May 1996 (1996-05-12), pages 231 - 234, XP000825556, ISBN: 0-7803-3074-9 * |
RADKE R ET AL: "A spurious-free delta-sigma DAC using rotated data weighted averaging", PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE. (CICC). SAN DIEGO, CA, MAY 16 - 19, 1999, IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, NEW YORK, NY: IEEE, US, vol. CONF. 21, 1999, pages 125 - 128, XP002159559, ISBN: 0-7803-5444-3 * |
Also Published As
Publication number | Publication date |
---|---|
JP3980825B2 (ja) | 2007-09-26 |
EP1492238A2 (fr) | 2004-12-29 |
DE60025141T2 (de) | 2006-06-29 |
DE60030599D1 (de) | 2006-10-19 |
EP1100203A3 (fr) | 2004-05-06 |
DE60030599T2 (de) | 2006-12-21 |
US6456218B1 (en) | 2002-09-24 |
EP1492237A2 (fr) | 2004-12-29 |
EP1100203B1 (fr) | 2005-12-28 |
JP2001237704A (ja) | 2001-08-31 |
EP1100203A2 (fr) | 2001-05-16 |
EP1492237B1 (fr) | 2006-09-06 |
DE60028262T2 (de) | 2006-09-28 |
EP1492237A3 (fr) | 2005-03-02 |
EP1492238B1 (fr) | 2006-05-24 |
DE60025141D1 (de) | 2006-02-02 |
DE60028262D1 (de) | 2006-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1492238A3 (fr) | Circuit de génération de signaux numériques | |
WO2003017648A3 (fr) | Doublage de la vitesse dans un detecteur cmos comportant des convertisseurs a/n de colonnes en parallele | |
EP1054512A3 (fr) | Circuit de conversion N/A et dispositif à semiconducteurs | |
EP0981204A3 (fr) | Convertisseur analogique-numérique à autocalibration | |
EP0660532A3 (fr) | Procédé et dispositif pour la mise en forme numérique du bruit de quantification d'un signal à n-bit par example pour la conversion numérique analogique. | |
AU1330897A (en) | Electroplated interconnection structures on integrated circuit chips | |
EP0740424A3 (fr) | Convertisseur numérique-analogique à haute vitesse et à autocalibration | |
WO2002014964A3 (fr) | Emetteur de commande de procede industriel a multiples couches | |
EP0399456A3 (fr) | Convertisseur D/A avec dispositif à segments | |
EP0369031A4 (en) | Absolute position encoder | |
EP0346035A3 (fr) | Structure de bornes et procédé pour sa fabrication | |
EP1065788A3 (fr) | Convertisseur analogique-numérique et codeur correspondant | |
WO2003061135A3 (fr) | Convertisseur analogique-numerique non uniforme lineaire par morceaux | |
EP0952671A3 (fr) | Système de conversion analogique-numérique utilisant un schéma de codage modifié et procédé de mise en oeuvre | |
USD422040S (en) | Game footbag | |
WO2001050744A8 (fr) | Recepteur de television haute definition a commande automatique de gain fi numerique et commande automatique de gain hf analogique rapides | |
JPS5563124A (en) | D-a converter circuit | |
JP2000028396A (ja) | 角度検出装置 | |
EP0651506A3 (fr) | Circuit comparateur intégré. | |
HK1043259A1 (en) | Oversampling circuit and digital/analog converter. | |
EP1076418A3 (fr) | Convertisseur numérique-analogique à plusieurs sorties | |
AU2142301A (en) | A novel polypeptide, gamma -glutamyl transpeptidase 9 and the polynucleotide encoding the polypeptide | |
ZA200203580B (en) | Bicyclic imidazo-3-yl-amine derivatives which are substituted on the sixth ring. | |
HK1042992A1 (en) | Oversampling circuit and digital/analog converter. | |
AU2147101A (en) | A novel polypeptide, ubiquitin-protease 18 and the polynucleotide encoding the polypeptide |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 1100203 Country of ref document: EP Kind code of ref document: P |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE GB |
|
17P | Request for examination filed |
Effective date: 20050323 |
|
AKX | Designation fees paid |
Designated state(s): DE GB |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 1100203 Country of ref document: EP Kind code of ref document: P |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60028262 Country of ref document: DE Date of ref document: 20060629 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20070227 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20091021 Year of fee payment: 10 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20101026 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20101026 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 60028262 Country of ref document: DE Representative=s name: REICHERT & LINDNER PARTNERSCHAFT PATENTANWAELT, DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 60028262 Country of ref document: DE Representative=s name: REICHERT & LINDNER PARTNERSCHAFT PATENTANWAELT, DE Effective date: 20150512 Ref country code: DE Ref legal event code: R081 Ref document number: 60028262 Country of ref document: DE Owner name: SOCIONEXT INC., YOKOHAMA-SHI, JP Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR LTD., YOKOHAMA, KANAGAWA, JP Effective date: 20150512 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20161018 Year of fee payment: 17 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60028262 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180501 |