EP1368821A1 - Ensemble et procede de mise en contact cote arriere d'un substrat semi-conducteur - Google Patents
Ensemble et procede de mise en contact cote arriere d'un substrat semi-conducteurInfo
- Publication number
- EP1368821A1 EP1368821A1 EP02714062A EP02714062A EP1368821A1 EP 1368821 A1 EP1368821 A1 EP 1368821A1 EP 02714062 A EP02714062 A EP 02714062A EP 02714062 A EP02714062 A EP 02714062A EP 1368821 A1 EP1368821 A1 EP 1368821A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- sealing ring
- base body
- substrate
- opening
- conductive layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 36
- 238000000034 method Methods 0.000 title claims description 20
- 239000004065 semiconductor Substances 0.000 title claims description 13
- 238000007789 sealing Methods 0.000 claims abstract description 40
- 239000003792 electrolyte Substances 0.000 claims abstract description 11
- 238000005530 etching Methods 0.000 claims abstract description 7
- 239000000126 substance Substances 0.000 claims abstract 3
- 230000004888 barrier function Effects 0.000 claims description 7
- 238000009413 insulation Methods 0.000 claims description 7
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 4
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 claims description 2
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 2
- 239000002318 adhesion promoter Substances 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 claims description 2
- 238000001312 dry etching Methods 0.000 claims description 2
- 229910017604 nitric acid Inorganic materials 0.000 claims description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 2
- 238000007599 discharging Methods 0.000 claims 1
- 239000007788 liquid Substances 0.000 claims 1
- 239000011148 porous material Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- -1 for example Inorganic materials 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 239000008367 deionised water Substances 0.000 description 2
- 229910021641 deionized water Inorganic materials 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 206010010144 Completed suicide Diseases 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67075—Apparatus for fluid treatment for etching for wet etching
- H01L21/67086—Apparatus for fluid treatment for etching for wet etching with the semiconductor substrates being dipped in baths or vessels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to an arrangement and a method for contacting a semiconductor substrate from the rear.
- process steps are used which require electrical contact to the substrate to be processed. This is the case, for example, with electrical or electrochemical process steps.
- electrical or electrochemical process steps In order to be able to produce a large number of identical components in parallel on a semiconductor substrate, it is necessary for the substrate to be processed uniformly by the process step. This requires contacting methods which produce an electrical contact that is as homogeneous as possible with respect to the substrate. If no homogeneous electrical contact is guaranteed, there is a variation in the electrical potential across the substrate, which can be noticeable in an inhomogeneous process control and prevents a uniform execution of the process step. The fluctuation leads to an uneven galvanic deposition with a negative substrate potential and to an uneven anodic resolution with a positive substrate potential.
- pores form at a low anodic potential and electropolished surfaces at a high anodic potential.
- the formation of pores in silicon is of interest, for example, for the production of trench capacitors, since a substantial increase in surface area and the associated increase in capacitance can be achieved through the formation of pores.
- So-called mesopores with a pore diameter in the range from 2 to 10 nanometers (nm) are particularly suitable as pores. Since - as already mentioned above - the formation of pores depends on the electrical potential, it is very important to apply this potential to the substrate as evenly as possible distributed over the substrate.
- a known method for producing a uniform, full-area rear-side contact with a semiconductor substrate is shown, for example, in US Pat. No. 5,209,833.
- An electrolyte contact is made to the back of the substrate, which ensures a very slight fluctuation in the contact resistance between the substrate and the electrolyte.
- P- 0 for P- tr P ⁇ fi CQ P- ü SD ⁇ ⁇ 4 tr P ⁇ P- P- s: CQ 0 fi Pi fi tr ⁇ P- P, P- P 4 P 4
- the barrier layer can have a diffusion barrier effect, for example. Furthermore, it can advantageously serve as an adhesion promoter for the conductive layer. It is also provided that the barrier layer is conductive.
- a further method step provides that the insulation layer comprises silicon nitride or silicon oxide and is etched with an etchant which comprises hydrofluoric acid or nitric acid, as a result of which the conductive layer is exposed.
- a further method step provides that the insulation layer is removed by means of a dry etching process which uses an etching mask applied to the substrate.
- Figure 1 is a plan view of a base body with sealing rings which is suitable for receiving a semiconductor substrate
- Figure 2 shows a section through the basic body shown in Figure 1 along the section line II;
- FIG. 3 shows a section through the base body shown in Figure 1 along the section line III;
- Figure 4 shows a substrate with a conductive layer applied to the back of the substrate.
- TJ PP 4 CQ CQ $. ⁇ ⁇ ⁇ CQ ⁇ fi £ ⁇ ⁇ P- fi P ⁇ ! P to P- fi P l ⁇ ) ⁇ 0 fi o et 0 ⁇ t ⁇ fi fi P ⁇
- P- P- et> P- SD rr P- rr fi CQ et tr rr P ⁇ CQ Si fi P su P "tr ⁇ P ⁇ P Hl O P
- the cavity 25 can be cleaned and rinsed, for example, with deionized water before the electrolyte is filled in.
- the electrolyte can be removed from the cavity 25, a subsequent rinsing with deionized water can be carried out and then drying with nitrogen can be carried out.
- the conductive layer 5 can be formed, for example, from metals or suicides. Tungsten is suitable as the metal, for example, and tungsten silicide is suitable as the silicide. It is also possible to form the conductive layer from tungsten nitride.
- the barrier layer 4 can, for example, also be formed from tungsten nitride.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Weting (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
L'invention concerne un corps de base (21), sur lequel une première bague d'étanchéité (23) et une deuxième bague d'étanchéité (24) sont agencées. Un substrat (1) est placé sur ces bagues d'étanchéité, de sorte qu'une cavité (25) est formée entre la première bague d'étanchéité (23), la deuxième bague d'étanchéité (24), le corps de base (21) et le substrat (1). Une substance d'attaque peut être introduite dans cette cavité (25) pour la gravure d'une couche conductrice appliquée sur le substrat (1). Si une couche conductrice (5), appliquée côté arrière du substrat, est exposée, ladite cavité (25) peut être remplie d'un électrolyte établissant un contact entre cette couche conductrice (5) et le côté arrière du substrat.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10111761 | 2001-03-12 | ||
DE10111761A DE10111761A1 (de) | 2001-03-12 | 2001-03-12 | Anordnung und Verfahren zum rückseitigen Kontaktieren eines Halbleitersubstrats |
PCT/DE2002/000670 WO2002073663A1 (fr) | 2001-03-12 | 2002-02-22 | Ensemble et procede de mise en contact cote arriere d'un substrat semi-conducteur |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1368821A1 true EP1368821A1 (fr) | 2003-12-10 |
Family
ID=7677114
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02714062A Withdrawn EP1368821A1 (fr) | 2001-03-12 | 2002-02-22 | Ensemble et procede de mise en contact cote arriere d'un substrat semi-conducteur |
Country Status (5)
Country | Link |
---|---|
US (1) | US6863769B2 (fr) |
EP (1) | EP1368821A1 (fr) |
DE (1) | DE10111761A1 (fr) |
TW (1) | TW550708B (fr) |
WO (1) | WO2002073663A1 (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10143936A1 (de) | 2001-09-07 | 2003-01-09 | Infineon Technologies Ag | Verfahren zur Bildung eines SOI-Substrats, vertikaler Transistor und Speicherzelle mit vertikalem Transistor |
KR20130061513A (ko) * | 2011-12-01 | 2013-06-11 | 삼성전자주식회사 | 에칭용 지그 및 이를 포함하는 화학적 리프트 오프 장비 |
US10361097B2 (en) * | 2012-12-31 | 2019-07-23 | Globalwafers Co., Ltd. | Apparatus for stressing semiconductor substrates |
FR3125356A1 (fr) | 2021-07-19 | 2023-01-20 | Commissariat à l'Energie Atomique et aux Energies Alternatives | Dispositif et procédé de collecte d’éléments contaminants sur une plaque de matériau semi-conducteur |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0400387B1 (fr) | 1989-05-31 | 1996-02-21 | Siemens Aktiengesellschaft | Procédé pour former un contact électrolytique de grande surface sur un corps semi-conducteur |
DE4003472C2 (de) * | 1989-09-22 | 1999-08-12 | Bosch Gmbh Robert | Verfahren zum anisotropen Ätzen von Siliziumplatten |
US5071510A (en) | 1989-09-22 | 1991-12-10 | Robert Bosch Gmbh | Process for anisotropic etching of silicon plates |
DE4024576A1 (de) * | 1990-08-02 | 1992-02-06 | Bosch Gmbh Robert | Vorrichtung zum einseitigen aetzen einer halbleiterscheibe |
JPH06120204A (ja) | 1992-10-07 | 1994-04-28 | Toppan Printing Co Ltd | バックエッチング装置 |
SE512515C2 (sv) * | 1995-06-27 | 2000-03-27 | Toolex Alpha Ab | Anordning för elektroplätering av skivelement med användning av en sluten slinga av en elektriskt ledande kropp |
DE19728962A1 (de) * | 1997-06-30 | 1999-01-07 | Siemens Ag | Vorrichtung zum Ätzen einer Halbleiterscheibe |
JPH11154662A (ja) * | 1997-11-20 | 1999-06-08 | Seiko Instruments Inc | 半導体製造装置 |
US6251235B1 (en) * | 1999-03-30 | 2001-06-26 | Nutool, Inc. | Apparatus for forming an electrical contact with a semiconductor substrate |
US6444027B1 (en) * | 2000-05-08 | 2002-09-03 | Memc Electronic Materials, Inc. | Modified susceptor for use in chemical vapor deposition process |
US6579408B1 (en) * | 2002-04-22 | 2003-06-17 | Industrial Technology Research Institute | Apparatus and method for etching wafer backside |
-
2001
- 2001-03-12 DE DE10111761A patent/DE10111761A1/de not_active Ceased
-
2002
- 2002-02-22 WO PCT/DE2002/000670 patent/WO2002073663A1/fr active Application Filing
- 2002-02-22 EP EP02714062A patent/EP1368821A1/fr not_active Withdrawn
- 2002-03-06 TW TW091104120A patent/TW550708B/zh not_active IP Right Cessation
-
2003
- 2003-09-12 US US10/661,340 patent/US6863769B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
See references of WO02073663A1 * |
Also Published As
Publication number | Publication date |
---|---|
DE10111761A1 (de) | 2002-10-02 |
US20040104402A1 (en) | 2004-06-03 |
US6863769B2 (en) | 2005-03-08 |
WO2002073663A1 (fr) | 2002-09-19 |
TW550708B (en) | 2003-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE1621599C2 (de) | Einrichtung zum Abtragen von Verunrei nigungen einer auf einem Halbleiterkörper aufgebrachten metallischen Schicht im Be reich von kleinen Offnungen einer Isolier schicht durch Kathodenzerstäubung | |
DE69213928T2 (de) | Verdrahtung auf Wolfram-Plomben | |
DE102004063036A1 (de) | Verfahren zum Ausbilden von Kontaktflecken | |
EP1091420A3 (fr) | Procédé de réalisation de structures de contact dans des cellules solaires | |
DE102009041546A1 (de) | Verfahren zur Herstellung von Solarzellen mit selektivem Emitter | |
DE102004006545B3 (de) | Verfahren zum Aufweiten eines Grabens in einer Halbleiterstruktur | |
EP0573838B1 (fr) | Module à plusieurs puces | |
DE2132034A1 (de) | Verfahren zur Herstellung von Zwischenverbindungen fuer elektrische Baueinheiten auf Festkoerpern | |
DE102018200665B4 (de) | Verfahren zum Reinigen einer Halbleitervorrichtung | |
EP1368821A1 (fr) | Ensemble et procede de mise en contact cote arriere d'un substrat semi-conducteur | |
EP0855088B1 (fr) | Procede de realisation d'une tranchee d'isolation dans un substrat | |
DE4418430C1 (de) | Verfahren zur Herstellung eines Siliziumkondensators | |
EP0013728B1 (fr) | Procédé pour former des connexions électriques entre des couches conductrices dans des structures semi-conductrices | |
EP0237844A1 (fr) | Procédé pour la fabrication d'une couche de passivation dans la technologie des semi-conducteurs, et application de cette couche | |
DE3852370T2 (de) | Flankenstruktur aus organischem Material. | |
DE102005008191A1 (de) | Verfahren zur Bestellung von VDMOS-Transistorenx | |
DE3219284C2 (fr) | ||
WO2001082370A1 (fr) | Procede de reglage de structures sur un substrat a semi-conducteurs | |
DE10058886C1 (de) | Verfahren zur Herstellung eines integrierten Halbleiter-Produkts | |
DE3780407T2 (de) | Verfahren zur uebertragung von polyimidzapfen. | |
DE3104024A1 (de) | Reaktives zerstaeubungsaetzen von silicium | |
EP1573095B1 (fr) | Procede pour eliminer au moins une zone de surface d'au moins deux composants | |
DE10202140A1 (de) | Verfahren zum Herstellen eines Hohlraums in einem monokristallinen Siliziumsubstrat und Halbleiterbaustein mit einem Hohlraum in einem monokristallinen Siliziumsubstrat mit einer epitaktischen Deckschicht | |
DE19958202A1 (de) | Verfahren zur Herstellung einer Metallschicht mit einer vorgegebenen Dicke | |
DE10063469B4 (de) | Verfahren zur Herstellung eines elektronischen Chips und mit dem Verfahren hergestellter elektronischer Chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20030912 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
17Q | First examination report despatched |
Effective date: 20090623 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20090901 |