EP1021876A4 - SIGNAL PROCESSING METHOD AND DEVICE - Google Patents

SIGNAL PROCESSING METHOD AND DEVICE

Info

Publication number
EP1021876A4
EP1021876A4 EP98942269A EP98942269A EP1021876A4 EP 1021876 A4 EP1021876 A4 EP 1021876A4 EP 98942269 A EP98942269 A EP 98942269A EP 98942269 A EP98942269 A EP 98942269A EP 1021876 A4 EP1021876 A4 EP 1021876A4
Authority
EP
European Patent Office
Prior art keywords
signal
sigma
modulator
delta modulator
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP98942269A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP1021876A1 (en
Inventor
Lauri Lipasti
Arhippa Kovanen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of EP1021876A1 publication Critical patent/EP1021876A1/en
Publication of EP1021876A4 publication Critical patent/EP1021876A4/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/458Analogue/digital converters using delta-sigma modulation as an intermediate step
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002Conversion to or from differential modulation
    • H03M7/3004Digital delta-sigma modulation
    • H03M7/3015Structural details of digital delta-sigma modulators
    • H03M7/302Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
    • H03M7/3024Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
    • H03M7/3028Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002Conversion to or from differential modulation
    • H03M7/3004Digital delta-sigma modulation
    • H03M7/3015Structural details of digital delta-sigma modulators
    • H03M7/3031Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
    • H03M7/3033Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs
    • H03M7/304Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage

Definitions

  • the invention relates to digital signal processing and specifically to controlling the level of a pulse density modulation (PDM) signal generated by a sigma-delta modulator.
  • PDM pulse density modulation
  • the basic operations of signal processing, multiplication and addition can be implemented in a known manner by analog signal processing blocks, or an analog signal can be converted into a digital one by using an A/D converter and the desired signal processing operations can be performed digitally.
  • the results can be reconverted into analog signals by using a D/A converter.
  • the A/D and D/A conversions are performed at predetermined sample frequency and at a predetermined resolution.
  • A/D and D/A convertors based on sigma-delta modulators have become very common recently.
  • a sigma- delta A/D convertor a conversion of an analog signal into a baseband digital signal occurs at two stages. At the first stage, an input signal is converted by a sigma- delta modulator into an oversampled single-bit or multibit signal. At the second stage, this oversampled single-bit or multibit signal is decimated to the baseband by using digital filtering.
  • Sigma-delta technique and converters are described for instance in the following articles:
  • An oversampled output signal of a sigma-delta modulator is a pulse density modulated (PDM) representation of an input signal.
  • PDM pulse density modulated
  • the modulator converts an analog signal into a pulse density modulated (PDM) format.
  • the PDM signal consists of an oversampled single-bit or multibit (e.g.
  • the relative pulse density of the PDM signal determine represents the amplitude of the input signal.
  • the baseband part of the spectrum of the PDM signal is the useful signal band, and at higher frequencies of the spectrum, there is quantization noise produced by a noise processing function of the sigma-delta modulator. It has thus been possible to change the resolution at signal frequencies for over-sampling rate.
  • the noise processing performance of the sigma-delta modulator depends on the order of the modulator, and higher-order modulators remove quantization noise more efficiently from the signal band. By increasing the oversa ple ratio, the signal band can also be made narrower, in proportion, and the amount of the noise falling on the signal band smaller.
  • the amount of noise in the signal band in a sigma-delta modulator can be controlled by the transfer function of the modulator, e.g. by inserting zeroes at suitable frequencies in the transfer function of the modulator.
  • FIG. 1 of the above article [4] shows a sigma-delta attenuator, in which an oversampled 1-bit signal (PDM) is multiplied by a multibit coefficient al and the resulting multibit signal is applied to a digital sigma-delta modulator outputting a 1-bit PDM signal.
  • PDM oversampled 1-bit signal
  • the multiplier of the 1- bit PDM signal is implemented as a 2 -input multiplexor
  • the article also describes a digital sigma-delta filter suitable for this purpose.
  • the attenuator is possible to implement when said multibit coefficient is lower than one.
  • the feedback value of the sigma-delta modulator being b and said coefficient being a, an attenuation ratio a/b is obtained.
  • a problem with this known solution is that only an attenuation of a PDM signal has been possible, and therefore, it has been necessary to perform all multiplications by coefficients lower than one.
  • the sigma-delta modulator is a conditionally stable structure and the output signals of integrators escape upon the input exceeding a predetermined value.
  • the input value is allowed to be normally, depending on the order and the structure of the modulator, approximately 0.3 to 0.7 times the feedback value, cf . article [3] .
  • An amplification of the PDM signal in such a circuit would require an ingoing signal to be multiplied by a number higher than the feedback value.
  • An object of the invention is a signal process- ing method and device, enabling also a relative amplification of a PDM signal, without the noise level increasing remarkably .
  • the method is according to the invention characterized in that the M-bit signal is converted into the N-bit pulse density modulated signal by the digital sigma-delta modulator having a better signal-to-noise ratio performance than said first sigma- delta modulator.
  • means for controlling the level of the pulse density modulated signal comprising a) a multibit multiplier, the input of which is the N-bit pulse density modulated signal and the output an M-bit signal, where M>N, b) a digital sigma-delta modulator converting the M-bit signal into the N-bit pulse density modulated signal .
  • the system is according to the inven- tion characterized in that said digital sigma-delta modulator has a better signal-to-noise ratio performance than said first sigma-delta modulator.
  • a single-bit pulse density modulated PDM signal is generated by the first sigma-delta modulator being an analog modulator, for instance.
  • the level control is performed by multiplying the single-bit PDM signal by a multibit coefficient, so that a multibit stream of numbers is obtained.
  • the number stream is reconverted into a single-bit PDM signal by a second sigma-delta modulator, preferably being a digital modulator.
  • the signal-to-noise ratio performance of said second sigma-delta modulator is better than that of said first sigma-delta modulator. Accordingly, the most significant factor of the total signal-to-noise ratio (SNR) is the noise level of the first sigma-delta modulator, by which the PDM signal originally was generated.
  • the PDM signal can be attenuated within a range which is equal to the difference between the SNR performances of the modulators, without any decrease in the total signal-to-noise ratio.
  • the PDM signal can be attenuated in the second modulator by nearly 20 dB without any decrease in the signal-to-noise ratio. This is possible, because, in the latter modulator, besides the signal, naturally also the noise of the first modulator on the signal band is attenuated and approaches the noise floor set by the second modulator structure.
  • the PDM signal has thus been scaled to a slightly lower level without any decrease in the performance.
  • the attenuation may be less than said difference between the performances (20 dB in the above example) , whereby a relative amplification is achieved.
  • the PDM signal is attenuated less than said difference between the SNR performances of the two modulators, the same total signal-to-noise ratio is obtained as by the preceding analog modulator.
  • the nominal level of the signal can be fixed to a point where the first modulator gives an unattenuated signal and the second modulator attenuates the signal by 20 dB .
  • the second-order attenuation may be C.
  • the total signal-to-noise ratio will then be 90 dB, the signal being between +20 - 0 dB and 90 + 20 - (c) , c being between 20 and 110 dB, and the attenuation of the system thus between 0 and 90 dB .
  • FIG. 1 is a block diagram illustrating a PDM level controller according to the invention, connected after an analog sigma-delta A/D modulator;
  • Figure 2 is a graph showing noise and signal levels of an analog sigma-delta modulator and a digital sigma-delta modulator and a controlling area at disposal as a function of frequency;
  • Figure 3 is a block diagram showing a multichannel PDM level controller.
  • an analog sigma- delta modulator 2 performs an A/D conversion of an analog input signal at an input 1 into a 1-bit pulse density modulated (PDM) format.
  • the modulator 2 may be, for instance, any sigma-delta A/D modulator structure described in the article [1] . Let us assume that the modulator 2 is a third-order sigma-delta modulator having a signal-to-noise ratio of about lOOdB. A single-bit PDM signal, which may obtain the values +1 and -1, is applied to a PDM level controller 3.
  • the PDM level controller 3 comprises a digital modulator 4 and a preceding multiplier 300.
  • Level control is performed by multiplying the single-bit pulse density modulated (PDM) signal by a multibit coefficient a in the multiplier 300 in order to obtain a multibit number stream, which is reconverted into a single-bit PDM signal by means of a digital sigma-delta modulator 4.
  • the multiplier 300 can be implemented by a simple multiplexor or selector, generating an output +a or -a depending on whether the input value is +1 or -1.
  • the output of the multiplier 300 is thus a multibit number stream consist- ing of the numbers +a and -a.
  • the multiplier 300 may have a structure similar to the one disclosed in the article [4] .
  • the multiplier may have one fixed coefficient or the value of the coefficient may be adjustable.
  • a selection signal SELECT may choose one of several coefficients al...an, and accordingly, a desired attenuation or amplification can be set.
  • the coefficients may be in accordance with Table 1, for instance.
  • the Table indicates 32 values of the coefficient a, giving a level control range of +12 dB ...-34,5 dB by 1.5 dB steps .
  • the digital modulator 4 is a fourth-order modulator, comprising summers 400 to 403, integrators 404 to 407, a quantizer 408 and feedbacks 409 to 412, having the feedback coefficients rl to r4 , respectively. It is to be noted that a detailed implementation and structure of the modulator 4 is of no significance for the invention. Only the fact that the performance of the modulator 4 is better than that of the modulator 2 is of significance for the invention, as will be described below.
  • the input of the modulator 4 is said number stream consisting of the numbers +a and -a.
  • the output 5 of the modulator 4 is a 1-bit oversampled PDM signal. The level of the PDM signal is controlled in the level controller 3 at the ratio a/rl .
  • the input value of the modulator 4 cannot approach the internal reference voltage value of the modulator, which means that the coefficient a shall be lower than the feedback coefficient rl . Therefore, the PDM signal can only be attenuated in the multiplier 300.
  • the noise processing performance of the modulator 4 may be higher thanks to higher order, multibit quantization and feedback or higher oversampling ratio, or some combination of these, for instance.
  • the modulator 4 is a fourth- order modulator, while the modulator 2 is a third-order modulator.
  • the noise level of the lower-level modulator is most decisive for the total signal-to-noise ratio (SNR) of the system.
  • SNR signal-to-noise ratio
  • the signal-to-noise ratio at the output 5 is thus primarily determined on the basis of the signal-to-noise ratio of the modulator 2.
  • the performance of the modulator 4 shall be at least a desired need of amplification and preferably also a suitable stability margin better than the signal-to-noise ratio of the modulator 2 and the incoming PDM signal.
  • the level controller may lower the level of the whole PDM signal without practically any decrease in the signal-to- noise ratio at all. This is possible, because in addition to the noise of a payload signal, also the noise of the PDM signal is attenuated. The signal has thus been scaled to a slightly lower level without any decrease in the performance. Though the PDM signal is attenuated also in the modulator 4, it is possible to attenuate the signal in the level controller 3 less than said difference between the performances of the modulators 2 and 4 and to achieve a relative amplification. Let us examine the operation of the level controller according to the invention by way of example with reference to the graph of Figure 3.
  • the analog modulator 2 is a third-order modulator, the signal-to-noise ratio of which is about 100 dB .
  • the modulator 4 is a fourth-order digital modulator, the signal-to-noise ratio of which is about 120 dB, i.e. about 20 dB better than that of the modulator 2.
  • the desired control range is +12 dB...-34,5 dB by 1.5 dB steps.
  • the ratio a/rl is 0.5, i.e. -6 dB.
  • the value of the reference rl can be calculated as a function of the maximum attenuation (-34.5 dB) and the required accuracy ( ⁇ 0.3 dB) . Accordingly, the reference value is assumed to be
  • the signal-to-noise ratio remains approximately the same in the range +12... -1.5 dB as it is after the modulator 2.
  • the noise of the very input signal is attenuated below a noise floor 22 of the modulator 4, the attenuated payload signal 25 and the noise floor 22 determining the signal-to-noise ratio at the output 5.
  • the invention is described above in conjunction with a 1-bit PDM signal.
  • the invention can, however, be applied directly to a multibit, e.g. 2 -bit to 4 -bit, PDM signal as well .
  • FIG. 1 shows the analog modulator 2, the multiplier 300 and the digital modulator 4 sequentially connected. In practice, these units may be located apart from each other in the signal processing system in such a way that there are other signal processing stages between them. An example of such a signal processing system is shown in Figure 3.
  • Figure 3 shows three analog input signals 31,
  • the modulators 34, 35 and 36 generate PDM signals 37, 38 and 39, respectively, which are applied to multipliers 40, 41 and 42, respectively.
  • the multipliers 40, 41 and 42 generate multibit number streams 43, 44 and 45, respectively, which are summed in a summer 46 to a multibit number stream 47.
  • the signal 47 is converted into a PDM signal 49 by a digital sigma-delta modulator.
  • the modulators 34 to 36 may have a structure similar to that of the modulator 2 in Figure 1.
  • the structure of the multipliers 40 to 42 may be similar to that of the multiplier 300 in Figure 1.
  • the modulator 48 may have a structure similar to that of the modulator 4 in Figure 1.
  • An application of the signal processing apparatus of the type shown in Figure 3 is an audio mixing board.
  • the invention can be applied to the level control of a PDM signal in all sigma-delta structures.
  • Typical objects of application are, besides audio applications, also IIR and FIR filter structures.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)
EP98942269A 1997-10-09 1998-08-26 SIGNAL PROCESSING METHOD AND DEVICE Ceased EP1021876A4 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FI973919A FI103745B1 (fi) 1997-10-09 1997-10-09 Signaalinkäsittelymenetelmä ja -laite
FI973919 1997-10-09
PCT/US1998/017743 WO1999020004A1 (en) 1997-10-09 1998-08-26 Signal processing method and device

Publications (2)

Publication Number Publication Date
EP1021876A1 EP1021876A1 (en) 2000-07-26
EP1021876A4 true EP1021876A4 (en) 2003-05-02

Family

ID=8549695

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98942269A Ceased EP1021876A4 (en) 1997-10-09 1998-08-26 SIGNAL PROCESSING METHOD AND DEVICE

Country Status (11)

Country Link
EP (1) EP1021876A4 (no)
JP (1) JP2002510455A (no)
KR (1) KR20010012348A (no)
CN (1) CN1112777C (no)
CA (1) CA2274637A1 (no)
FI (1) FI103745B1 (no)
HK (1) HK1025695A1 (no)
MY (1) MY133001A (no)
NO (1) NO992777L (no)
TW (1) TW408531B (no)
WO (1) WO1999020004A1 (no)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1195353C (zh) * 2001-12-03 2005-03-30 方虎堂 脉冲面积调制数字功率处理方法及装置
US6606044B2 (en) 2002-01-02 2003-08-12 Motorola, Inc. Method and apparatus for generating a pulse width modulated signal
KR101853818B1 (ko) 2011-07-29 2018-06-15 삼성전자주식회사 오디오 신호 처리 방법 및 그에 따른 오디오 신호 처리 장치
EP2927805A1 (en) * 2014-03-31 2015-10-07 Nxp B.V. Control system
TWI559202B (zh) * 2014-10-01 2016-11-21 義隆電子股份有限公司 電容式觸控裝置及其刺激訊號產生電路與方法
CN110310635B (zh) * 2019-06-24 2022-03-22 Oppo广东移动通信有限公司 语音处理电路及电子设备

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0798865A2 (en) * 1996-03-28 1997-10-01 Sony Corporation Digital data converter

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01204528A (ja) * 1988-02-10 1989-08-17 Fujitsu Ltd A/d変換器
DE69107059T2 (de) * 1990-01-31 1995-08-24 Analog Devices Inc Sigma-delta-modulator.
US5245344A (en) * 1991-01-15 1993-09-14 Crystal Semiconductor High order switched-capacitor filter with dac input
US5625358A (en) * 1993-09-13 1997-04-29 Analog Devices, Inc. Digital phase-locked loop utilizing a high order sigma-delta modulator
US5442353A (en) * 1993-10-25 1995-08-15 Motorola, Inc. Bandpass sigma-delta analog-to-digital converter (ADC), method therefor, and receiver using same
US5748126A (en) * 1996-03-08 1998-05-05 S3 Incorporated Sigma-delta digital-to-analog conversion system and process through reconstruction and resampling

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0798865A2 (en) * 1996-03-28 1997-10-01 Sony Corporation Digital data converter

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
AZIZ P. M. ET AL: "An overview of sigma-delta converters", IEEE SIGNAL PROCESSING MAGAZINE, vol. 13, no. 1, January 1996 (1996-01-01), pages 61 - 84, XP002230973 *
JOHNS D A ET AL: "DESIGN AND ANALYSIS OF DELTA-SIGMA BASED IIR FILTERS", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, IEEE INC. NEW YORK, US, vol. 40, no. 4, 1 April 1993 (1993-04-01), pages 233 - 240, XP000384958, ISSN: 1057-7130 *
See also references of WO9920004A1 *

Also Published As

Publication number Publication date
CN1256037A (zh) 2000-06-07
CA2274637A1 (en) 1999-04-22
NO992777L (no) 1999-07-28
CN1112777C (zh) 2003-06-25
KR20010012348A (ko) 2001-02-15
MY133001A (en) 2007-10-31
EP1021876A1 (en) 2000-07-26
FI103745B (fi) 1999-08-31
WO1999020004A1 (en) 1999-04-22
TW408531B (en) 2000-10-11
FI103745B1 (fi) 1999-08-31
FI973919A (fi) 1999-04-10
JP2002510455A (ja) 2002-04-02
NO992777D0 (no) 1999-06-08
FI973919A0 (fi) 1997-10-09
HK1025695A1 (en) 2000-11-17

Similar Documents

Publication Publication Date Title
US7183957B1 (en) Signal processing system with analog-to-digital converter using delta-sigma modulation having an internal stabilizer loop
EP0617516B1 (en) Sigma-delta modulator with improved tone rejection and method therefor
US7358881B2 (en) Quantizer overload prevention for feed-back type delta-sigma modulators
Stewart et al. Oversampling and sigma-delta strategies for data conversion
EP0643488B1 (en) Sigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus therefor
JP4261585B2 (ja) デルタシグマ・アナログデジタル変換器
US20080272946A1 (en) Signal processing system using delta-sigma modulation having an internal stabilizer path with direct output-to-integrator connection
US7453382B2 (en) Method and apparatus for A/D conversion
JP3130105B2 (ja) D/a変換器用シグマ・デルタ変調器
US7307565B1 (en) Signal processing system with delta-sigma modulation and FIR filter post processing to reduce near out of band noise
US6600789B1 (en) Signal processing method and device
WO1999020004A1 (en) Signal processing method and device
KR100219155B1 (ko) 디지탈/아날로그 변환장치
US6034629A (en) Analog-to-digital conversion apparatus
EP1678832B1 (en) Delta sigma modulator with integral decimation
KR102037610B1 (ko) Sar 양자화기를 사용하는 델타 시그마 adc
JPH09307447A (ja) 高次δς変調器とδς変調型コンバータ
Johns et al. Highly selective'analog'filters using/spl Delta//spl Sigma/based IIR filtering
JP2006503472A (ja) データコンバータ
Friedman Oversampled data conversion techniques
JP2004080430A (ja) Δς変換回路
JPH10126270A (ja) 高次シグマ・デルタ変調器

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19991021

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT NL

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 03M 7/00 B

Ipc: 7H 04B 14/06 A

A4 Supplementary search report drawn up and despatched

Effective date: 20030313

17Q First examination report despatched

Effective date: 20030715

RIN1 Information on inventor provided before grant (corrected)

Inventor name: KOVANEN, ARHIPPA

Inventor name: LIPASTI, LAURI

APBN Date of receipt of notice of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA2E

APAF Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNE

APBT Appeal procedure closed

Free format text: ORIGINAL CODE: EPIDOSNNOA9E

APBT Appeal procedure closed

Free format text: ORIGINAL CODE: EPIDOSNNOA9E

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20081103