EP0673050A2 - Circuit pour la commande de relais à sécurité intrinsèque pour des circuits électroniques - Google Patents

Circuit pour la commande de relais à sécurité intrinsèque pour des circuits électroniques Download PDF

Info

Publication number
EP0673050A2
EP0673050A2 EP95103457A EP95103457A EP0673050A2 EP 0673050 A2 EP0673050 A2 EP 0673050A2 EP 95103457 A EP95103457 A EP 95103457A EP 95103457 A EP95103457 A EP 95103457A EP 0673050 A2 EP0673050 A2 EP 0673050A2
Authority
EP
European Patent Office
Prior art keywords
transistor
voltage divider
base
transistors
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP95103457A
Other languages
German (de)
English (en)
Other versions
EP0673050A3 (fr
EP0673050B1 (fr
Inventor
Michael Schlicker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Schneider Electric GmbH
Original Assignee
Schneider Electric GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schneider Electric GmbH filed Critical Schneider Electric GmbH
Publication of EP0673050A2 publication Critical patent/EP0673050A2/fr
Publication of EP0673050A3 publication Critical patent/EP0673050A3/fr
Application granted granted Critical
Publication of EP0673050B1 publication Critical patent/EP0673050B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H47/00—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
    • H01H47/002—Monitoring or fail-safe circuits

Definitions

  • the invention relates to a circuit for fail-safe relay control for electronic circuits.
  • the invention is based on the object to provide a circuit which is very simple and by which the relay to be controlled is only activated when the control signals are in the correct level position and in the correct time window and the safe switch-on lock Relay operates when a fault in the circuit, such as an open or short circuit, occurs.
  • a circuit for fail-safe relay control for electronic circuits with inputs for the control signals, one input with low potential via a first voltage divider to the base of a first transistor and the other input with high potential via a second Voltage dividers are connected to the base of a second transistor, the collectors of the two transistors being connected to a relay to be controlled and their emitters to diodes, and a third voltage divider to the base of a third transistor and a fourth voltage divider to the base of a fourth Transistors are connected and the collectors of the third and fourth transistor are connected to the corresponding base of the first and second transistor.
  • An advantageous embodiment of the invention results from the fact that a capacitor is connected in parallel with a respective resistor of the third and fourth voltage divider.
  • a freewheeling diode is connected between the third and fourth voltage divider and in parallel with the relay.
  • E1 and E2 mean the inputs for the control signals.
  • the resistors R1 and R2 form a first voltage divider, the resistors R3 and R4 a second voltage divider, the resistors R5 and R6 a third and the resistors R7 and R8 a fourth voltage divider.
  • the input E1 is connected to the base of a first transistor Q1 via the first voltage divider R1, R2 and the other input E2 is connected to the base of a second transistor Q2 via the second voltage divider R3, R4.
  • the collectors 2 of the two transistors Q1, Q2 are connected to the relay K1 to be controlled and the emitters 1 of the two transistors Q1, Q2 to the diodes D1, D2.
  • the third voltage divider R5, R6 is connected to the base of a third transistor Q3 and a fourth voltage divider R 7, R8 to the base of a fourth transistor Q4.
  • the collectors 2 of the third and fourth transistors Q3 and Q4 are connected to the corresponding bases of the first and second transistors Q1 and Q2.
  • a capacitor C1 and C2 is connected in parallel with a respective resistor R6 and R8 of the third and fourth voltage divider R5, R6 and R7, R8.
  • the drawing also shows that a free-wheeling diode D3 can be connected between the third and fourth voltage dividers R5, R 6 and R7, R8 and in parallel with the relay K1.
  • the mode of operation and the functional principle of the circuit according to the invention are essentially as follows.
  • the relay K1 In order to turn on the relay K1, it is necessary to turn on the collector-emitter path of both the transistor Q1 and the transistor Q2. To achieve this, a low potential is required at input E1, which reaches the base of transistor Q1 via voltage divider R1, R2. If the base of transistor Q1 becomes sufficiently negative with respect to the emitter potential, transistor Q1 turns on. At the same time, a high potential must reach the base of the transistor Q2 at the input E2 via the voltage divider R3, R4. If the base of transistor Q2 becomes sufficiently positive against the emitter potential, transistor Q2 also turns on. If both transistors are turned on, the relay K1 picks up. This is the normal switching process when there are no errors in the circuit.
  • the fail-safe relay control is controlled with two normally inverted logic signals at inputs E1 and E2.
  • input E1 is at high potential and input E2 is at low potential.
  • input E1 is at low potential and input E2 is at high potential.
  • both inputs must change their potential. This dynamic is monitored over the time window, which is essentially formed by the capacitors C1 and C2. If there is a state other than OFF, the output is activated or the is activated if the potential is suitably positioned As described in more detail below, the circuit assumes an error state and activates the transistor Q3 or the transistor Q4 in order to block the output transistors Q1 or Q2.
  • Another source of error is as follows. If the switching of the input signals at the inputs E1 and E2 is not carried out within a defined time window tau, that is to say within a predefined time difference, then one of the transistor paths, that is to say the collector-emitter paths, is in each case implemented of the transistor Q1 or the transistor Q2 activated, whereby the switch-off process takes place again as previously explained.
  • capacitor C1 is connected in parallel with resistor R6 and capacitor C2 is connected in parallel with resistor R8. This delays the activation of the switch-off process of the output transistors.
  • the time delay is based on the formula:
  • the diodes D1 and D2 essentially serve to raise or lower the base of the transistors Q1 and Q2 by approximately 0.6 V in order to enable the transistors Q3 and Q4 to reliably switch off the output transistors Q1 and Q2.
  • the diode D3 has the function of a freewheeling diode for the relay K1 and is optionally provided.
  • the circuit is in principle designed in such a way that the relay K1 only operates when the control signals via the inputs E1 and E2 are in the correct level position and in the correct time window, that is to say in the specified time difference.
  • a breakdown of the base-emitter path also causes the output transistors Q1 and Q2 a safe switch-on lock of the relay K1.

Landscapes

  • Electronic Switches (AREA)
  • Cookers (AREA)
  • Logic Circuits (AREA)
  • Safety Devices In Control Systems (AREA)
EP95103457A 1994-03-18 1995-03-10 Circuit pour la commande de relais à sécurité intrinsèque pour des circuits électroniques Expired - Lifetime EP0673050B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4409287A DE4409287C1 (de) 1994-03-18 1994-03-18 Schaltung zur fehlersicheren Relaisansteuerung für elektronische Schaltungen
DE4409287 1994-03-18

Publications (3)

Publication Number Publication Date
EP0673050A2 true EP0673050A2 (fr) 1995-09-20
EP0673050A3 EP0673050A3 (fr) 1996-04-17
EP0673050B1 EP0673050B1 (fr) 1997-09-17

Family

ID=6513169

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95103457A Expired - Lifetime EP0673050B1 (fr) 1994-03-18 1995-03-10 Circuit pour la commande de relais à sécurité intrinsèque pour des circuits électroniques

Country Status (3)

Country Link
EP (1) EP0673050B1 (fr)
AT (1) ATE158440T1 (fr)
DE (2) DE4409287C1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009062536A1 (fr) * 2007-11-15 2009-05-22 Siemens Aktiengesellschaft Dispositif de commutation et procédé de contrôle d'un relais électromagnétique

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107826088B (zh) * 2017-11-06 2020-01-03 中国人民解放军空军勤务学院 电动汽车制动轮毂刹车片间隙调整装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63144704A (ja) * 1986-12-05 1988-06-16 Railway Technical Res Inst 鉄道信号用出力リレーの駆動回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3237942A1 (de) * 1982-10-13 1984-04-19 Robert Bosch Gmbh, 7000 Stuttgart Einrichtung zum sequentiellen einschalten wenigstens zweier leistungsspeichernder bauelemente
DE3924988C2 (de) * 1989-07-28 2002-08-01 Continental Teves Ag & Co Ohg Schaltungsanordnung zur Ansteuerung des Sicherheitsrelais einer elektronisch geregelten Bremsanlage eines Kraftfahrzeugs

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63144704A (ja) * 1986-12-05 1988-06-16 Railway Technical Res Inst 鉄道信号用出力リレーの駆動回路

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 012 no. 400 (M-756) ,24.Oktober 1988 & JP-A-63 144704 (RAILWAY TECHNICAL RES INST) 16.Juni 1988, *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009062536A1 (fr) * 2007-11-15 2009-05-22 Siemens Aktiengesellschaft Dispositif de commutation et procédé de contrôle d'un relais électromagnétique
CN101889323A (zh) * 2007-11-15 2010-11-17 西门子公司 用于控制电磁继电器的开关设备和方法
CN101889323B (zh) * 2007-11-15 2013-06-19 西门子公司 用于控制电磁继电器的开关设备和方法

Also Published As

Publication number Publication date
DE4409287C1 (de) 1995-10-19
EP0673050A3 (fr) 1996-04-17
EP0673050B1 (fr) 1997-09-17
DE59500655D1 (de) 1997-10-23
ATE158440T1 (de) 1997-10-15

Similar Documents

Publication Publication Date Title
DE4135528A1 (de) Tristate-treiberschaltung
EP0589221B1 (fr) Dispositif à circuit intégré semi-conducteur
EP0673050B1 (fr) Circuit pour la commande de relais à sécurité intrinsèque pour des circuits électroniques
DE69207153T2 (de) Ein-/Ausgangsverfahren, verwendbar für programmierbare Steuerung
DE3330383C2 (de) Eingangsverstärkerschaltung
DE1537379A1 (de) Sicherheitsschaltung zum Durchfuehren logischer Verknuepfungen,insbesondere fuer das Eisenbahnsicherungswesen
EP0013686B1 (fr) Bascule à verrouillage
DE3924653C2 (fr)
DE1956485A1 (de) Elektronischer Frequenzteiler
EP1843471A2 (fr) Circuit destiné à la transmission de signal générant pas ou peu de pointe de tension entre des plages de tensions
DE3713687C2 (fr)
EP1002366B1 (fr) Circuit de commutation de charges
DE2644402B1 (de) Elektronischer Schalter
DE2526346C3 (de) Schaltungsanordnung zur Spannungsüberwachung für mehrere Gleichspannungen
DE9112419U1 (de) Einrichtung zur Folgeumschaltung
DE2506351A1 (de) Bistabile elektronische schaltungsanordnung
DE2344289A1 (de) Schaltungsanordnung zur sicherung eines elektronischen schalters
DE1052719B (de) Aus elektronischen Schaltmitteln bestehende Anordnung zur Bildung der exklusiven Oder-Bedingung
DE1588410C3 (de) Schaltungsanordnung zur fehlersicheren Überwachung des Schaltzustandes mindestens zweier Schaltstrecken
DE2023290C (de) Monolithisch integrierbare Flipflop-Schaltung
DE2548070C2 (de) Anordnung zum Regenerieren von RZ (return-to-zero)-Signalfolgen
DE19512803C2 (de) Steuer- und Auswerteschaltung für Neigungsschalter
DE2307540C3 (de) Leitungstreiber-Schaltungsbaugruppe
DE4027282C1 (en) Electronic control circuit for residual magnetisation relay - uses high-low stage to limit release voltage of coil to 1/10 to charging voltage
EP3553936A1 (fr) Agencement de circuit pour convertisseur à trois points

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SCHNEIDER ELECTRIC GMBH

17P Request for examination filed

Effective date: 19960503

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

17Q First examination report despatched

Effective date: 19970303

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19970917

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19970917

Ref country code: ES

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19970917

Ref country code: DK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19970917

REF Corresponds to:

Ref document number: 158440

Country of ref document: AT

Date of ref document: 19971015

Kind code of ref document: T

RIN1 Information on inventor provided before grant (corrected)

Inventor name: SCHLICKER, MICHAEL

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 59500655

Country of ref document: DE

Date of ref document: 19971023

ET Fr: translation filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: HEPP, WENGER & RYFFEL AG

ITF It: translation for a ep patent filed

Owner name: STUDIO JAUMANN P. & C. S.N.C.

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 19971125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Effective date: 19971217

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: 76558

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980310

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980310

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 19980317

Year of fee payment: 4

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980605

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

Ref document number: 76558

Country of ref document: IE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
BERE Be: lapsed

Owner name: SCHNEIDER ELECTRIC G.M.B.H.

Effective date: 19980331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990311

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990331

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990331

EUG Se: european patent has lapsed

Ref document number: 95103457.8

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

EUG Se: european patent has lapsed

Ref document number: 95103457.8

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20110216

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20110202

Year of fee payment: 17

Ref country code: GB

Payment date: 20110222

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20110330

Year of fee payment: 17

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20120310

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20121130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120310

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120402

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59500655

Country of ref document: DE

Effective date: 20121002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120310

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20121002