EP0653863B1 - Procédé et dispositif d'arbitrage pour contrôler l'accès à un réseau - Google Patents

Procédé et dispositif d'arbitrage pour contrôler l'accès à un réseau Download PDF

Info

Publication number
EP0653863B1
EP0653863B1 EP94118014A EP94118014A EP0653863B1 EP 0653863 B1 EP0653863 B1 EP 0653863B1 EP 94118014 A EP94118014 A EP 94118014A EP 94118014 A EP94118014 A EP 94118014A EP 0653863 B1 EP0653863 B1 EP 0653863B1
Authority
EP
European Patent Office
Prior art keywords
node
nodes
connection
data
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP94118014A
Other languages
German (de)
English (en)
Other versions
EP0653863A2 (fr
EP0653863A3 (fr
Inventor
Toshiyuki C/O Canon Kabushiki Kaisha Fukui
Atsushi C/O Canon Kabushiki Kaisha Date
Kazumasa Canon Kabushiki Kaisha Hamaguchi
Masato Canon Kabushiki Kaisha Kosugi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of EP0653863A2 publication Critical patent/EP0653863A2/fr
Publication of EP0653863A3 publication Critical patent/EP0653863A3/fr
Application granted granted Critical
Publication of EP0653863B1 publication Critical patent/EP0653863B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/44—Star or tree networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control

Definitions

  • the present invention relates principally to an information processing apparatus consisting of a plurality of nodes, each having at least a processor and a memory, and a connection line for connecting the nodes.
  • a node For connecting a plurality of information processing apparatus (each of which will be called as a node in the present application), each of which has at least one processor and one memory for the purpose of data exchange between nodes, there are a method to connect them using one of various types of LANs and a method to connect them at address level of memory without using a LAN.
  • an arbiter is generally provided for avoiding a conflict of access to a connection line between nodes and performing arbitration of a right of use of the connection line.
  • Receiving connection line setting information from the arbiter two nodes set up a connection line based on the information and exchange address information and the like through the set line, thereafter performing actual data transmission.
  • Fig. 1 shows an example of the system for performing such an operation and
  • Fig. 2 shows a timing chart to show a flow of the processing in that case.
  • reference numerals 100, 200, and 300 designate nodes, which are connected by a connection line 10.
  • Each node includes a CPU 101, 201, 301, a memory 102, 202, 302, an interface circuit 103, 203, 303 for connection between the connection line 10 and the inside of each node, an arbitration interface circuit 104, 204, 304 used in requesting use of the connection line 10, and an internal bus 105, 205, 305 for interconnection between the listed internal components in node.
  • Numeral 20 denotes an arbiter for performing arbitration of use of the connection line 10.
  • the arbiter 20 is connected with each node by an arbitration signal line 110, 210, 310.
  • Inside the arbiter there is a line selection information managing apparatus 21 for managing line request information sent from each node.
  • Fig. 2 shows an example where CPU 101 on node 100 reads data in memory 202 on node 200.
  • the horizontal axis represents lapse of time, an arrow a flow of signal and control, a rectangle a process executed in each processing apparatus, and a hexagon a state in which a variety of information is present for transmission on the internal bus, the connection line, or the arbitration signal line. Phases in the processing will be described one by one.
  • CPU 101 on node 100 issues an address on the common bus 105. Detecting it, the arbiter interface 104 notifies the arbiter 20 of the request for use of the connection line 10 through the signal line 110.
  • the arbiter 20 compares the request from node 100 with current circumstances of use of the connection line stored in the line selection information managing apparatus 21 and with circumstances of node 200 as a destination to be connected with, and notifies the node 200 of the connection request through the signal line 210 when it determines that they can be connected with each other.
  • the node 200 Receiving the connection request from the arbiter 20, the node 200 immediately secures a circuit in the connection line interface 203 to the connection line 10. After completion of bus processing inside the node and when it becomes ready to receive a request from an external node, the node 200 sends a response of authorization of connection through the signal line 210 to the arbiter 20. Receiving the response, the arbiter 20 informs the node 100 of the authorization of line setting through the line 110. The arbiter interface 104 in node 100 gives an instruction of line setting to the connection line interface 103, based on the received information.
  • the node 100 sends an address of requested data from the connection line interface 103, onto the line 10. Based on the received address from node 100, the node 200 accesses the memory 202 through the internal bus 205.
  • the node 200 sends data supplied from memory 202 through the connection line interface 203 onto the connection line 10, and the node 100 receives it through the connection line interface 103.
  • the received data is provided to CPU 101 through the internal bus 105 in node 100.
  • EP-A-O 308 890 discloses a local area network comprising a data bus, a receive-not-ready bus, a plurality of bus access units associated respectively with user terminals for receiving a request therefrom, and an arbiter for assigning priority to one of the bus access units when requests for transmission on said data bus occur simultaneously.
  • each of the bus access units comprises a transmit buffer for storing a packet from the associated user terminal and forwarding it to the data bus when priority is assigned to it, and a receive buffer for storing a packet from the data bus and forwarding it to the associated user terminal.
  • An address filter is provided in each bus access unit to detect the packet addressed to it and applies a receive-not-ready signal to the receive-not-ready bus when the receive buffer has an insufficient capacity to receive the detected packet.
  • the arbiter assigns priority to one of said bus access units when a plurality of said requests occurs simultaneously and allows said priority assigned bus access unit to transmit a data packet to said data bus.
  • EP-A-O 444 207 discloses a multiple access system for a communication network in which a master station is connected to a plurality of substations via transmission lines.
  • Each of the substations consists of a data buffer for storing data to be transmitted and a request information forming part for transmitting to the main station transmission requests information including reservation information which is obtained based on the data quantity stored within the data buffer.
  • the main station has a control part for forming a timetable of data transmission reservation times based on the reservation information included in the transmission request information from each of the substations. Further, the control part assigns the authority to transmit data by sending a data transmission enable signal to each of the substations depending on the data transmission reservation times in the timetable.
  • Each substation calculates a time in which data amounting to a predetermined transmission unit is stored or transferred based on a data quantity already stored in the data buffer. As such, data are always transferred from a substation to the main station or vice versa.
  • the present invention has been accomplished to solve the above problems, and an object of the invention is to enable overlap of the line setting processing in the respective nodes and preparation of data transfer in the nodes, thus improving the transfer efficiency in the actual data transfer phase.
  • Fig. 4 is a structural drawing of an embodiment of the system for realizing the present invention.
  • connection line 10 designate nodes, which are connected with each other by a connection line 10.
  • the connection line is an ordinary bus which can transmit data in parallel.
  • Each node includes a CPU 101, 201, 301, a memory 102, 202, 302, an interface circuit 103, 203, 303 for connection between the connection line 10 and the inside of each node, an arbitration interface circuit 104, 204, 304 used in requesting use of the connection line 10, and an internal bus 105, 205, 305 for interconnecting the internal components inside each node.
  • the interface circuit 103, 203, 303 in this case, is composed of a buffer for driving the bus, and a control logic.
  • the arbitration interface circuit 104, 204, 304 is composed of a buffer for driving the arbitration signal line, and a control logic for detecting and processing a request inside node.
  • this control logic can be produced as a construction including a control processor.
  • An arbiter for performing arbitration of use of the connection line 10 is denoted by 20, and the arbiter 20 is in one-to-one connection with each node through an arbitration signal line 110, 210, 310.
  • the arbitration signal line 110, 210, 310 here is a bus-type parallel interface consisting of some signal lines.
  • an additional information managing apparatus 22 for temporarily storing additional information to data transfer, such as an address, sent to follow the information.
  • the apparatus 21 is composed of a micro controller consisting of ROM, RAM, and control CPU.
  • the apparatus 22 is composed of registers and a control logic thereof. It should be, however, noted that this constitution is not limited by the present invention.
  • Fig. 3 is a timing chart most suitably showing the present invention.
  • Described as an example is a case where CPU 101 on node 100 reads data in memory 202 on node 200.
  • CPU 101 on node 100 issues an address on a common bus 105. Detecting it, the arbiter interface circuit 104 notifies the arbiter 20 of a request of use of the connection line 10 through the connection line 110. This information is taken into the request information managing apparatus 21 inside the arbiter. Subsequently, the node 100 informs the arbiter 20 of information related to the data transfer, for example, such as an address in memory 202 requested to send data thereat. The arbiter 20 takes the information into the additional information managing apparatus 22.
  • the arbiter 20 compares the request from node 100 with current circumstances of use of the connection line stored in the line selection information managing apparatus 21 and with circumstances of node 200 requested as a destination to be connected. When it determines that they can be connected with each other, it notifies the node 200 of the connection request and the information such as the address of the requested data stored in the additional information managing apparatus 22 through the signal line 210.
  • the node 200 immediately secures a circuit in the connection line interface 203 to the connection line 10 and sends a response of authorization of connection to the arbiter 20.
  • the arbiter 20 notifies the node 100 of the authorization of line setting.
  • the node 100 receiving the notification sends an instruction from the interface 104 to the connection line interface 103 that data coming through the connection line 10 should be received, so as to become ready for reception.
  • the arbiter interface 204 in node 200 sends a READ request to the memory 202 through the internal bus 205, based on the received information.
  • the node 200 sends the data supplied from the memory 202 onto the connection line 10 through the connection line interface 203, and the node 100 receives it through the connection line interface 103.
  • the received data is given to CPU 101 through the internal bus 105 in node 100.
  • ⁇ Phase 3'> and ⁇ Phase 4'> are arranged to overlap in Fig. 3, whereby the time necessary for the parts which can be processed in parallel can be reduced as compared with the case of Fig. 2.
  • the second embodiment is described in detail using an example of a system mainly different from the previous embodiment 1 in that exchange of information between each node and the arbiter is carried out with a packet including the connection request and additional information in an incorporated manner, in which optical fibers are used to connect the respective nodes with the arbiter and each data is handled in the form of serial signals.
  • Figures and reference numerals common to those in embodiment 1 are used herein.
  • Fig. 5 is an address map of the entire system.
  • an address space of the entire system 4 gigabytes, is portioned out among four portions for four nodes, among which three portions are used for three nodes.
  • Fig. 6 is a block diagram of the arbiter interface 104.
  • An address decoder 140 provided inside the arbiter interface 104 always monitors an internal bus 105 (which is composed of a data signal line 151, a control signal line 152, and an address signal line 153) in node 100.
  • an address decoder 140 recognizes an access to an external node (in this case, node 200 or 300) appearing on the bus, it turns over the control to a program operating on a node arbitration control processor 141 by an external access detection signal 144.
  • an address latch register 142 latches an address on the address signal line 153 and a control signal latch register 143 latches control information such as a type of request of read or write or a number of transfer bytes.
  • the node arbitration processor 141 is a 1-chip micro controller in the present embodiment, the structure of which is by no means limited by the present invention, but may be constructed of a hardware logic.
  • the node arbitration processor 141 reads the signals latched by the address latch 142 and control signal latch 143 to determine a destination to be connected and to produce an arbitration request packet as shown in Fig. 7, then writing it in a parallel/serial converter 161.
  • the packet shown in Fig. 7 includes not only a line request signal but also the additional information related to the data transfer as an internal data format.
  • the parallel/serial converter 161 converts the written information into serial data to output it to a light emitting element 163.
  • the light emitting element photoelectrically converts the input signal into an optical signal of wavelength ⁇ 1 and sends it through a communication line 110 consisting of an optical fiber to the arbiter 20. This structure is common to all nodes.
  • the light emitting element mentioned herein means an element such as LED or laser, and a light receiving element means an element represented by a photodiode.
  • Fig. 8 shows a block diagram of the arbiter portion 20.
  • Numerals 601, 603, 605 represent light receiving elements. Each element receives the optical signal of wavelength ⁇ 1 emitted from an associated node, i.e., the above arbitration request signal to convert it into an electric signal.
  • supposing the request signal from node 100 arrives to be put into a serial/parallel converter 611, the serial/parallel converter 611 converts the input serial electric signal into a parallel signal and simultaneously notifies the line selection information managing apparatus 21 of the arrival by a data reception detection signal 622.
  • the apparatus 21 is constructed of a micro controller 621 having a built-in ROM storing the program and a built-in RAM used in processing. It is also assumed that this micro controller includes a portion functioning as the additional information managing apparatus 22 at the same time. However, this structure is not limited by the present invention.
  • the line selection information managing apparatus 21 selects the serial/parallel converter 611 by a device selector signal 619 to read the request packet sent from the node 100, through the data bus 620 from the internal register.
  • the request packet also includes the additional information related to the data transfer, which is stored in the portion functioning as the additional information managing apparatus 22 in the micro controller. After that, analyzing this packet and performing comparison or the like with the address map of Fig. 5, it is detected that the request for use of the transmission line is a request for connection from node 100 to node 200. Then a transmission line using state flag set in the line selection information managing apparatus is checked. If the flag indicates a usable state, the flag is changed into an in-use state.
  • connection preparation request packet shown in Fig. 9 to write it in parallel/serial converters 612 and 614.
  • This connection preparation packet also includes the information supplied from the portion functioning as the additional information managing apparatus 22 in the micro controller.
  • These two connection preparation request packets are sent to respective nodes 100 and 200, using an optical signal of ⁇ 1 similarly as in the case of the optical arbiter interface.
  • the optical signal received through the fiber 110 is converted into an electric signal by the light receiving element 164 to be put into the optical arbiter interface 104.
  • the input signal is converted into a parallel signal by a serial/parallel converter 162 and at the same time the node arbitration control processor 141 is notified of the arrival of packet by a data reception signal 148.
  • the node arbitration processor in node 100 reads the above connection preparation request packet, using a device selector signal 147 and a data bus 145, from the serial/parallel converter 162 to detect authorization of connection and gives an instruction for the connection line interface 103 to be in data reception standby, using a data transmission reception request signal 149.
  • node 200 (the operation of node 200 is explained using Fig. 4 and Fig. 6 because the structure of the respective nodes is the same) the optical signal received through the fiber 210 (which is 110 in Fig. 6) is converted into an electric signal by the light receiving element 164 to be put into the optical arbiter interface 204.
  • the input signal is converted into a parallel signal by the serial/parallel converter 162 and at the same time, the node arbitration control processor 141 is notified of the reception by the data reception signal 148.
  • the node arbitration processor in node 200 reads the above connection preparation request packet from the serial/parallel converter 162, using the device selector signal 147 and data bus 145, and requests authorization of use of the internal bus 205 to the inside of node. Receiving authorization of use of the internal bus, the node arbitration control processor uses the data transmission reception request signal group 149 to give an instruction for the connection line interface 203 to read data based on the contents of the packet of Fig. 9 and to output it to node 100.
  • Fig. 10 shows an example of the connection line interface portion where an optical fiber is used as the connection line.
  • the data transmission reception request signal 149 sent from the arbiter interface gives the address to an address driver 130 and an instruction of read request to a data transfer sequencer 131.
  • the sequencer 131 gives an instruction of drive of address to the address driver by a signal 134 and then gives an instruction to the control driver 132 through a signal line 136 about drive of control signals such as transfer size, read-write signal, etc. to bus. This generates transaction of normal memory read on the internal bus in node.
  • the memory controller drives the data in response to the request and then drives an acknowledge signal 135. Receiving the acknowledge signal 135, the data transfer sequencer gives an instruction of conversion start request to the parallel/serial converter 165, using a signal 139, and thereafter returns into an idle state.
  • An electricity-light conversion is performed in the serially converted signal such that the serially converted signal is converted into an optical signal in the wavelength of ⁇ 2 by the light emitting device 167 to be output to the node 100.
  • node 100 the optical signal of ⁇ 2 is converted into an electric signal by the light receiving device 168, which is put into the connection line interface 103.
  • the node arbitration processor 141 has prompted to supply data in response to the read request of processor.
  • the data transfer sequencer 131 arranges the data buffer 133 to drive the data bus.
  • the serial/parallel interface 166 converts the serial data into parallel data to output it to the data buffer 133 and at the same time to output the data reception detection signal 138 to the data transfer sequencer 131.
  • the data transfer sequencer gives an instruction to drive an acknowledge signal to a control driver 132 after a certain delay and simultaneously prompts the node arbitration processor to produce and send an end packet, using part of data transmission reception request signal 149.
  • the node arbitration processor produces the transfer end packet having a header portion indicating the end of transfer, similarly as in the sending of connection request packet as described previously, and sends it to the arbiter.
  • the arbiter 20 receives the transfer end packet, interprets it, changes the transfer line using state flag described previously into the usable state, and then turns into the idle state where it is ready for reception of next connection request.
  • Fig. 11 is a drawing to show the structure of the entire system.
  • Each node 100, 200, 300, 400 is connected to a concentrator 30 through a pair of optical fibers 31, 32, 33, 34.
  • Optical signals conventionally sent through two lines from each node, are wavelength-multiplexed inside each node to be output, and wavelength-demultiplexed at the entrance of concentrator 30 into light of arbitration wavelength ⁇ 1 and light of data transmission wavelengths ⁇ 2 and ⁇ 3.
  • Light re-distributed inside the concentrator is sent to each node and is separated at the entrance of node into original two lines to be internally utilized.
  • the four nodes use the mutually different wavelengths ⁇ 2, ⁇ 3 for data communication, whereby one-to-one communications through two lines can be simultaneously performed between two nodes. Designation of wavelength can be presented in the portion indicated as option in Fig. 9 from the arbiter to each node.
  • Fig. 12 is a drawing to show a layout of a node.
  • the optical signals out of the light emitting elements 163, 167 and into the light receiving elements 164, 168 as shown in Fig. 6 and Fig. 10 are connected through an optical multiplexer 171 and an optical demultiplexer 172 to an optical fiber 31.
  • Fig. 13 shows a concentrator.
  • the light coming through the optical fiber 31, 32, 33, 34 from each node is separated by an optical demultiplexer 41, 43, 45, 47 into an arbitration signal 111, 211, 311, 411 and a data transmission signal 112, 212, 312, 412.
  • the arbitration signal is put into the arbiter portion shown in Fig. 8 to be utilized for arbitration.
  • the data transmission signal is put into a star coupler to be distributed to the each node and thereafter is wavelength-multiplexed with a signal output from the arbiter by the optical multiplexer 42, 44, 46, 48 to be distributed to the each node.
  • the node sends the additional information related to the data transfer to the arbiter through the arbitration signal line at the same time as the request for use of the connection line prior to the data transfer, and the arbiter sends these information to the destination node to be connected through the arbitration signal line upon setting of connection line, whereby the node receiving the request for connection can perform setting-up of line and preparation of data sent or received between nodes in an overlap manner. Therefore, the efficiency of data transfer after setting of connection line can be increased as compared with the cases where the additional information is sent through the circuit after setting of connection line.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
  • Optical Communication System (AREA)

Claims (14)

  1. Système de traitement d'informations comprenant une pluralité de noeuds (100, 200, 300, 400), une ligne de connexion (10) pour une connexion entre ladite pluralité de noeuds et un contrôleur (20) pour gérer une connexion entre un premier noeud (100) et un deuxième noeud (200) après qu'une requête de connexion entre lesdits premier et deuxième noeuds (100, 200) s'est produite,
       caractérisé en ce que
    (a) ledit premier noeud (100) est adapté à envoyer des informations supplémentaires pour le transfert de données entre lesdits premier et deuxième noeuds (100, 200) audit contrôleur (20) après que ladite requête de connexion s'est produite, et
    (b) ledit contrôleur (20) est adapté à envoyer des informations de commande de connexion pour préparer ladite connexion entre ledit premier noeud (100) et ledit deuxième noeud (200) vers lesdits premier et deuxième noeuds (100, 200), lesdites informations de commande de connexion envoyées audit deuxième noeud (200) comportant lesdites informations supplémentaires.
  2. Système de traitement d'informations selon la revendication 1, dans lequel ledit contrôleur (20) comporte un moyen (21) pour gérer ladite requête et un moyen (22) pour gérer lesdites informations supplémentaires.
  3. Système de traitement d'informations selon la revendication 1 ou 2, dans lequel ladite pluralité de noeuds (100, 200, 300, 400) comportent chacun une mémoire respective (102, 202, 302, 402) et l'espace d'adresse de chaque mémoire (102, 202, 302, 402) fait partie d'un espace d'adresse commun de ladite pluralité de noeuds (100, 200, 300, 400).
  4. Système de traitement d'informations selon la revendication 3, dans lequel lesdites informations supplémentaires indiquent une partie dudit espace d'adresse commun.
  5. Système de traitement d'informations selon l'une quelconque des revendications précédentes, dans lequel
       les données destinées à être transférées entre lesdits premier et deuxième noeuds (100, 200) et lesdites informations supplémentaires sont transmises par un signal série.
  6. Système de traitement d'informations selon l'une quelconque des revendications précédentes, dans lequel
       les données destinées à être transférées entre lesdits premier et deuxième noeuds (100, 200) et lesdites informations supplémentaires sont transmises par un signal optique.
  7. Système de traitement d'informations selon la revendication 6, dans lequel
       ladite ligne de connexion (10) transmettant les données destinées à être transférées entre lesdits premier et deuxième noeuds (100, 200) et les lignes d'arbitrage (110, 210, 310) transmettant lesdites informations supplémentaires, sont réalisées par des signaux multiplexés en longueurs d'ondes, acheminés sur une fibre optique commune (31, 32, 33, 34).
  8. Système de traitement d'informations selon la revendication 7, dans lequel
       ledit contrôleur (20) comprend en outre un concentrateur (30) et un moyen de répartition d'informations (50), ledit moyen de répartition d'informations (50) étant connecté à ladite pluralité de noeuds (100, 200, 300, 400).
  9. Procédé pour gérer une connexion entre un premier noeud (100) et un deuxième noeud (200) dans un système de traitement d'informations après qu'une requête de connexion entre lesdits premier et deuxième noeuds (100, 200) s'est produite, ledit système de traitement d'informations comprenant une pluralité de noeuds (100, 200, 300, 400), une ligne de connexion (10) pour une connexion entre ladite pluralité de noeuds et un contrôleur (20) pour gérer une connexion entre lesdits premier et deuxième noeuds (100, 200),
       caractérisé par
    (a) la réception d'informations supplémentaires pour le transfert de données entre lesdits premier et deuxième noeuds (100, 200) provenant dudit premier noeud (100) après que ladite requête de connexion s'est produite, et
    (b) l'envoi d'informations de commande de connexion pour préparer ladite connexion entre lesdits premier et deuxième noeuds (100, 200) vers lesdits premier et deuxième noeuds (100, 200), lesdites informations de commande de connexion envoyées audit deuxième noeud (200) comportant lesdites informations supplémentaires,
       dans lequel les étapes (a) et (b) sont exécutées par ledit contrôleur (20).
  10. Procédé selon la revendication 9, dans lequel
       chaque noeud (100, 200, 300, 400) possède un espace d'adresse respectif et l'espace d'adresse de chaque noeud (100, 200, 300, 400) fait partie d'un espace d'adresse commun de ladite pluralité de noeuds (100, 200, 300, 400).
  11. Procédé selon la revendication 10, dans lequel
       lesdites informations supplémentaires indiquent une partie dudit espace d'adresse commun.
  12. Procédé selon l'une quelconque des revendications 9 à 11, dans lequel
       les données destinées à être transférées entre lesdits premier et deuxième noeuds (100, 200) et lesdites informations supplémentaires sont transmises par un signal série.
  13. Dispositif pour gérer une connexion entre un premier noeud (100) et un deuxième noeud (200) dans un système de traitement d'informations après qu'une requête de connexion entre lesdits premier et deuxième noeuds (100, 200) s'est produite, ledit système de traitement d'informations comprenant une pluralité de noeuds (100, 200, 300, 400)
       et une ligne de connexion (10) pour une connexion entre ladite pluralité de noeuds,
       caractérisé par
    (a) un moyen (20) pour recevoir des informations supplémentaires pour le transfert de données entre lesdits premier et deuxième noeuds (100, 200) provenant dudit premier noeud (100) après qu'une requête de connexion entre lesdits premier et deuxième noeuds (100, 200) s'est produite,
    (b) un moyen (20) pour envoyer des informations de commande de connexion pour préparer ladite connexion entre lesdits premier et deuxième noeuds (100, 200) vers lesdits premier et deuxième noeuds (100, 200), lesdites informations de commande de connexion envoyées audit deuxième noeud (200) comportant lesdites informations supplémentaires.
  14. Dispositif selon la revendication 13, dans lequel
       les données destinées à être transférées entre lesdits premier et deuxième noeuds (100, 200) et lesdites informations supplémentaires sont transmises par un signal série.
EP94118014A 1993-11-17 1994-11-15 Procédé et dispositif d'arbitrage pour contrôler l'accès à un réseau Expired - Lifetime EP0653863B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP28827193A JP3647055B2 (ja) 1993-11-17 1993-11-17 情報処理システム、管理方法および管理装置
JP28827193 1993-11-17
JP288271/93 1993-11-17

Publications (3)

Publication Number Publication Date
EP0653863A2 EP0653863A2 (fr) 1995-05-17
EP0653863A3 EP0653863A3 (fr) 1997-09-03
EP0653863B1 true EP0653863B1 (fr) 2003-05-21

Family

ID=17728023

Family Applications (1)

Application Number Title Priority Date Filing Date
EP94118014A Expired - Lifetime EP0653863B1 (fr) 1993-11-17 1994-11-15 Procédé et dispositif d'arbitrage pour contrôler l'accès à un réseau

Country Status (4)

Country Link
US (1) US6009490A (fr)
EP (1) EP0653863B1 (fr)
JP (1) JP3647055B2 (fr)
DE (1) DE69432694T2 (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5933261A (en) * 1995-06-26 1999-08-03 Canon Kabushiki Kaisha Information processing method and system
US6378014B1 (en) * 1999-08-25 2002-04-23 Apex Inc. Terminal emulator for interfacing between a communications port and a KVM switch
JP3409749B2 (ja) * 1999-09-09 2003-05-26 エヌイーシーマイクロシステム株式会社 Ｕｓｂファンクションの評価装置及びその方法
FI20000670A (fi) * 2000-03-22 2001-09-23 Nokia Networks Oy Optinen pakettikytkin
JP3740379B2 (ja) 2000-04-19 2006-02-01 キヤノン株式会社 画像処理装置及び画像処理方法
US6681250B1 (en) * 2000-05-03 2004-01-20 Avocent Corporation Network based KVM switching system
US7646979B1 (en) * 2000-11-29 2010-01-12 Netapp, Inc. Multiple access protocol system and related techniques for multi-gigabit optical wavelength division multiplexed local area networks
US7315388B2 (en) * 2001-01-24 2008-01-01 Canon Kabushiki Kaisha Image input/output control apparatus, image processing apparatus, image processing method, data communication apparatus, and data communication method
US7076576B2 (en) * 2001-06-19 2006-07-11 Fujitsu Limited Data transfer in multi-node computer system
US7130072B2 (en) * 2002-02-08 2006-10-31 Canon Kabushiki Kaisha Multifunction system, image processing method, computer program and memory medium
US8014671B1 (en) * 2006-01-13 2011-09-06 Lockheed Martin Corporation Wavelength division multiplexed optical channel switching
US8427489B2 (en) 2006-08-10 2013-04-23 Avocent Huntsville Corporation Rack interface pod with intelligent platform control
US8009173B2 (en) * 2006-08-10 2011-08-30 Avocent Huntsville Corporation Rack interface pod with intelligent platform control
US9390369B1 (en) * 2011-09-21 2016-07-12 Brain Corporation Multithreaded apparatus and methods for implementing parallel networks
US9208432B2 (en) 2012-06-01 2015-12-08 Brain Corporation Neural network learning and collaboration apparatus and methods
US10871992B2 (en) * 2018-05-30 2020-12-22 Texas Instruments Incorporated Level two first-in-first-out transmission

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3470542A (en) * 1967-03-17 1969-09-30 Wang Laboratories Modular system design
US4654788A (en) * 1983-06-15 1987-03-31 Honeywell Information Systems Inc. Asynchronous multiport parallel access memory system for use in a single board computer system
US4868742A (en) * 1984-06-20 1989-09-19 Convex Computer Corporation Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed
US4716523A (en) * 1985-06-14 1987-12-29 International Business Machines Corporation Multiple port integrated DMA and interrupt controller and arbitrator
US4710769A (en) * 1985-12-30 1987-12-01 Ibm Corporation Transmit-secure non-blocking circuit-switched local area network
US5142682A (en) * 1987-03-26 1992-08-25 Bull Hn Information Systems Inc. Two-level priority arbiter generating a request to the second level before first-level arbitration is completed
CA1322390C (fr) * 1987-09-22 1993-09-21 Nec Corporation Reseau local en etoile
US4901226A (en) * 1987-12-07 1990-02-13 Bull Hn Information Systems Inc. Inter and intra priority resolution network for an asynchronous bus system
JPH01237864A (ja) * 1988-03-18 1989-09-22 Fujitsu Ltd Ｄｍａ転送制御装置
US5253343A (en) * 1988-08-18 1993-10-12 La Telemecanique Electric Method for the management of a memory of messages in a station of a data transmission network, and station designed for the implementation of the method
DE69029513T2 (de) * 1989-09-19 1997-05-22 Fujitsu Ltd Vielfachzugriffssystem für ein übertragungsnetz
GB8928699D0 (en) * 1989-12-20 1990-02-28 Int Computers Ltd Data communications system
US5144557A (en) * 1990-08-13 1992-09-01 International Business Machines Corporation Method and system for document distribution by reference to a first group and particular document to a second group of user in a data processing system
DE69132957T2 (de) * 1990-11-21 2002-11-07 Mitsubishi Electric Corp Digitales Multiplexübertragungssystem für Übertragung von Kanalidentifikationsinformation
JP2782958B2 (ja) * 1990-12-28 1998-08-06 日本電気株式会社 光ローカルエリアネットワークシステムの媒体アクセス方式
US5239651A (en) * 1991-12-30 1993-08-24 Sun Microsystems, Inc. Method of and apparatus for arbitration based on the availability of resources
JPH0619785A (ja) * 1992-03-27 1994-01-28 Matsushita Electric Ind Co Ltd 分散共有仮想メモリーとその構成方法
JP3515142B2 (ja) * 1992-06-11 2004-04-05 セイコーエプソン株式会社 データ転送制御装置
US5299196A (en) * 1992-11-12 1994-03-29 International Business Machines Corporation Distributed address decoding for bus structures
US5457688A (en) * 1993-05-07 1995-10-10 The United States Of America As Represented By The Secretary Of The Navy Signal processor having multiple paralleled data acquisition channels and an arbitration unit for extracting formatted data therefrom for transmission

Also Published As

Publication number Publication date
US6009490A (en) 1999-12-28
DE69432694D1 (de) 2003-06-26
JPH07143136A (ja) 1995-06-02
DE69432694T2 (de) 2003-11-20
EP0653863A2 (fr) 1995-05-17
JP3647055B2 (ja) 2005-05-11
EP0653863A3 (fr) 1997-09-03

Similar Documents

Publication Publication Date Title
EP0653863B1 (fr) Procédé et dispositif d'arbitrage pour contrôler l'accès à un réseau
US5189414A (en) Network system for simultaneously coupling pairs of nodes
US5602663A (en) Information processing apparatus for multiplex transmission of signal for arbitration and signal for data transfer
HU215629B (hu) Adatátviteli hálózat és eljárás folyamatos adatátviteli csatorna kiépítésére
US4905229A (en) Local area communication network
JP2002171268A (ja) リニア又はリングネットワークにおける伝送方法及び装置
EP0616450A2 (fr) Dispositif de contrôle pour communication
US6192409B1 (en) X.25 network connection for X.25 protocol communication used in a full electronic switching system
JPH077509A (ja) 光加入者線を非同期伝送モード通信網に接続するための光−電子混合技術型従局
JP2951963B2 (ja) パケット通信方式
JPS6386634A (ja) ネツトワ−クシステム
JP3292390B2 (ja) 通信装置及びその制御方法
JPH05504036A (ja) サービス統合型電話設備のデジタル通信システム
JPS6086940A (ja) 光デ−タ伝送装置
KR0183346B1 (ko) 비아이에스디엔 정합 장치에서 디엠에이 제어 장치
JPH06177891A (ja) 通信設備のコア内のパケットモード支援ユニット間の通信方法及び機構
JPH07312586A (ja) 回線割当方法、及びそれを用いる通信ネットワーク
JPS62221238A (ja) パケツト転送処理装置
JPH0799501A (ja) 回線割り当て方法及びそれを用いた通信ネットワーク
JP2001111584A (ja) 情報処理装置及びその制御方法並びにネットワークシステム
JPH02288438A (ja) ループ式通信システムのアクセス方式
JP2002073289A (ja) 画像処理システム及びその制御方法
JPH0443453A (ja) プロセッサ間通信方式
JP2001333473A (ja) クロスコネクト装置
JP2001127779A (ja) 伝送システム

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19980302

17Q First examination report despatched

Effective date: 19990426

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE FR GB IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 20030521

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69432694

Country of ref document: DE

Date of ref document: 20030626

Kind code of ref document: P

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040224

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20121130

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20121128

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20121214

Year of fee payment: 19

Ref country code: NL

Payment date: 20121115

Year of fee payment: 19

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20140601

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20131115

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140603

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140601

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69432694

Country of ref document: DE

Effective date: 20140603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131115

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131202