EP0529273B1 - Effect adding apparatus - Google Patents

Effect adding apparatus Download PDF

Info

Publication number
EP0529273B1
EP0529273B1 EP19920112112 EP92112112A EP0529273B1 EP 0529273 B1 EP0529273 B1 EP 0529273B1 EP 19920112112 EP19920112112 EP 19920112112 EP 92112112 A EP92112112 A EP 92112112A EP 0529273 B1 EP0529273 B1 EP 0529273B1
Authority
EP
European Patent Office
Prior art keywords
effect
algorithm
register
stored
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19920112112
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0529273A3 (en
EP0529273A2 (en
Inventor
Masatoshi c/o Casio Computer Co. Ltd. Watanuki
Toshiaki c/o Casio Computer Co. Ltd. Kawanishi
Kohtaro c/o Casio Computer Co. Ltd. Hanzawa
Hiroyuki c/o Casio Computer Co. Ltd. Sasaki
Jun c/o Casio Computer Co. Ltd. Yoshino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Publication of EP0529273A2 publication Critical patent/EP0529273A2/en
Publication of EP0529273A3 publication Critical patent/EP0529273A3/en
Application granted granted Critical
Publication of EP0529273B1 publication Critical patent/EP0529273B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H7/00—Instruments in which the tones are synthesised from a data store, e.g. computer organs
    • G10H7/002—Instruments in which the tones are synthesised from a data store, e.g. computer organs using a common processing for different operations or calculations, and a set of microinstructions (programme) to control the sequence thereof
    • G10H7/006—Instruments in which the tones are synthesised from a data store, e.g. computer organs using a common processing for different operations or calculations, and a set of microinstructions (programme) to control the sequence thereof using two or more algorithms of different types to generate tones, e.g. according to tone color or to processor workload
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H1/00—Details of electrophonic musical instruments
    • G10H1/02—Means for controlling the tone frequencies, e.g. attack or decay; Means for producing special musical effects, e.g. vibratos or glissandos
    • G10H1/06—Circuits for establishing the harmonic content of tones, or other arrangements for changing the tone colour
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H3/00—Instruments in which the tones are generated by electromechanical means
    • G10H3/12—Instruments in which the tones are generated by electromechanical means using mechanical resonant generators, e.g. strings or percussive instruments, the tones of which are picked up by electromechanical transducers, the electrical signals being further manipulated or amplified and subsequently converted to sound by a loudspeaker or equivalent instrument
    • G10H3/14—Instruments in which the tones are generated by electromechanical means using mechanical resonant generators, e.g. strings or percussive instruments, the tones of which are picked up by electromechanical transducers, the electrical signals being further manipulated or amplified and subsequently converted to sound by a loudspeaker or equivalent instrument using mechanically actuated vibrators with pick-up means
    • G10H3/18—Instruments in which the tones are generated by electromechanical means using mechanical resonant generators, e.g. strings or percussive instruments, the tones of which are picked up by electromechanical transducers, the electrical signals being further manipulated or amplified and subsequently converted to sound by a loudspeaker or equivalent instrument using mechanically actuated vibrators with pick-up means using a string, e.g. electric guitar
    • G10H3/186—Means for processing the signal picked up from the strings
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H7/00—Instruments in which the tones are synthesised from a data store, e.g. computer organs
    • G10H7/002—Instruments in which the tones are synthesised from a data store, e.g. computer organs using a common processing for different operations or calculations, and a set of microinstructions (programme) to control the sequence thereof
    • G10H7/004—Instruments in which the tones are synthesised from a data store, e.g. computer organs using a common processing for different operations or calculations, and a set of microinstructions (programme) to control the sequence thereof with one or more auxiliary processor in addition to the main processing unit
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H2210/00—Aspects or methods of musical processing having intrinsic musical character, i.e. involving musical theory or musical parameters or relying on musical knowledge, as applied in electrophonic musical tools or instruments
    • G10H2210/155—Musical effects
    • G10H2210/245—Ensemble, i.e. adding one or more voices, also instrumental voices
    • G10H2210/251—Chorus, i.e. automatic generation of two or more extra voices added to the melody, e.g. by a chorus effect processor or multiple voice harmonizer, to produce a chorus or unison effect, wherein individual sounds from multiple sources with roughly the same timbre converge and are perceived as one
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H2210/00—Aspects or methods of musical processing having intrinsic musical character, i.e. involving musical theory or musical parameters or relying on musical knowledge, as applied in electrophonic musical tools or instruments
    • G10H2210/155—Musical effects
    • G10H2210/265—Acoustic effect simulation, i.e. volume, spatial, resonance or reverberation effects added to a musical sound, usually by appropriate filtering or delays
    • G10H2210/281—Reverberation or echo
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H2210/00—Aspects or methods of musical processing having intrinsic musical character, i.e. involving musical theory or musical parameters or relying on musical knowledge, as applied in electrophonic musical tools or instruments
    • G10H2210/155—Musical effects
    • G10H2210/265—Acoustic effect simulation, i.e. volume, spatial, resonance or reverberation effects added to a musical sound, usually by appropriate filtering or delays
    • G10H2210/295—Spatial effects, musical uses of multiple audio channels, e.g. stereo
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H2210/00—Aspects or methods of musical processing having intrinsic musical character, i.e. involving musical theory or musical parameters or relying on musical knowledge, as applied in electrophonic musical tools or instruments
    • G10H2210/155—Musical effects
    • G10H2210/311—Distortion, i.e. desired non-linear audio processing to change the tone colour, e.g. by adding harmonics or deliberately distorting the amplitude of an audio waveform
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
    • G10H2250/00—Aspects of algorithms or signal processing methods without intrinsic musical character, yet specifically adapted for or used in electrophonic musical processing
    • G10H2250/055—Filters for musical processing or musical effects; Filter responses, filter architecture, filter coefficients or control parameters therefor
    • G10H2250/105—Comb filters

Definitions

  • the present invention relates to audio signal processing means which is capable of adding various sound effects to audio signals input from an electronic musical instrument and other audio equipment.
  • An electronic musical instrument and audio equipment which generate and process sounds, it has been an important theme how to generate musical tones of rich tone color.
  • An conventional electronic musical instrument and audio equipment generate musical tones which are richer in sound effects with the aid of effector devices which add sound effects such as chorus, delay, reverberation effects and the like to the generated musical tones.
  • the multi-effector includes a plurality of effectors which add a single sound effect to musical tones.
  • the multi-effector is composed of a series connection of effectors or a parallel connection of effectors, or is composed of a digital signal processor (DSP), to which a program involving algorithms for performing various effect processes is sent to obtain a plurality of sound effects.
  • DSP digital signal processor
  • an audio signal processing means which is capable of changing a combination of various effects which are applied to an input audio signal, requiring neither a memory of a large capacity of memory nor a change in a circuitry connection.
  • an order of application of a plurality of sound effects to an input audio signal and a combination of these sound effects can be changed without any restriction.
  • the effect adding apparatus since there is no need to memorize all algorithms representative of the combinations of the sound effects but algorithms representative of respective sound effects and combination data for indicating combinations of sound effects are memorized, a required capacity of memory can be decreased remarkably. Since the effect adding apparatus does not include a connection of a plurality of hardware effectors, the user of the apparatus is not required to operate to alter the connection of the effectors during his performance of an musical instrument.
  • the effect adding apparatus is simple a wiring connection and allows the user to alter the order of application of sound effects to an input signal and the combination of the sound effects without any restriction.
  • Fig. 1 is a view showing a general circuit diagram of the first embodiment of an effect adding apparatus according to the present invention which is applied to an electronic musical instrument.
  • a reference numeral 1 stands for a central processing unit (CPU), which is means for writing a program.
  • CPU 1 uses RAM 3 as a work memory and controls a digital signal processor (DSP) 4 in accordance with a program stored in ROM 2.
  • DSP digital signal processor
  • CPU 1 refers to a state of various switches provided in a switch section 5, and performs a control operation in accordance with changes in the state of the switches.
  • ROM 2 functions as an effect-algorithm memory means as well as a combination-algorithm memory means, and previously stores these algorithms.
  • the effect-algorithm is an algorithm for adding or applying a predetermined sound effect such as an echo effect and reverberation effect to an input audio signal.
  • the effect algorithm for applying a plurality of sound effects includes algorithms which correspond to various sound effects respectively.
  • the combination-algorithm is an algorithms for selecting and combining in different forms a plurality of sound effects such as a chorus effect and the reverberation effect to be applied or added to an input signal.
  • the switches provided in the switch section 5 are operated to select one or a plurality of sound effects, and to select an appropriate form of combination of these sound effects.
  • a control signal is sent to CPU 1 and CPU 1 allows a sound effect corresponding to the operated switch to be applied to an input audio signal.
  • a control signal is sent to CPU 1 and CPU 1 allows two sound effects corresponding to the operated switches respectively to be applied to an input audio signal with a desired order of their application. Further, the switches may be also operated such that one or two of sound effects are applied to a plurality of channels of audio signals.
  • CPU 1 judges a form of combination of a plurality of sound effects to be applied to an input audio signal, based on the control signal sent from various switches provided in the switch section 5, and CPU 1 reads out effect-algorithms and a combination-algorithm from ROM 2 in accordance with the read out the form of combination and writes a program based on these read out effect-algorithms and combination-algorithm. Then, the program is transferred to DSP 4.
  • DSP 4 executes a predetermined set of operation programs and applies a plurality of sound effects to a digital audio signal (such as a reproduced audio signal, hereafter, referred to as a musical-tone signal) to which an audio signal output from an electronic musical instrument (or from an audio reproducing apparatus) is converted by an analog/digital convertors (A/D convertors, ADC) 6, 7.
  • DSP 4 has a function as an effect adding means, and performs an effect adding process in accordance with a program sent from CPU 1.
  • the A/D convertor 6 converts a L-channel signal and R-channel signal of the musical-tone signal into a digital musical-tone signal and supplies it to an input terminal IN 1 of DSP 4while A/D convertor 7 converts E-channel signal and T-channel signal into a digital musical-tone signal and input it to an input terminal IN 2.
  • the digital musical-tone signal which is applied with a plurality of sound effects is converted into analog musical-tone signals by digital/analog convertors (D/A convertors, DAC) 8, 9, and then the analog musical- tone signals are audibly output from speakers (not shown) through amplifiers (not shown).
  • D/A convertors, DAC digital/analog convertors
  • the D/A convertor 8 converts the digital musical-tone signal, particularly an L-channel signal and R-channel signal, output from an output terminal OUT 1 of DSP 4 into analog musical-tone signals while the D/A convertor 9 converts the digital musical-tone signal, particularly 1-channel signal and 2-channel signal, output from an output terminal OUT 1 of DSP 4 into analog musical-tone signals.
  • Fig. 2 is a view showing an internal structure of DSP 4.
  • a program memory 101 is a memory which stores predetermined micro-programs, and outputs a predetermined operation-program to a control circuit 102 in accordance with a program transferred from CPU 1 of Fig. 1.
  • an address counter (not shown) is connected to the program memory.
  • the program memory 101 successively supplies the control circuit 102 with contents of the program in accordance with address instructions sent from the address counter.
  • the control circuit 102 outputs various signals for controlling operations and data transfer between registers and memories as will be described later, and signals for open/close control of gates and latch circuits, and further outputs a counter value SC which is incremented every sampling time, performing predetermined signal processing operations.
  • a coefficient memory (P) 103 is a memory which stores various coefficients as will be described later with reference to Fig. 16. These coefficients are read out from RAM 3 of Fig. 1 and are stored in the coefficient memory (P) 103 under control of CPU 1.
  • a work memory (W) 104 is a memory for temporarily storing waveform signals and the like generated in DSP 4, as will be described later referring to Fig. 15.
  • An input register (PI1) 121 stores the digital musical-tone signal (L-channel signal and R-channel signal) input to DSP 4 from A/D convertor 6 of Fig. 1 through the input terminal IN1, and supplies the digital musical-tone signal to various sections via an internal bus 123.
  • an input register (PI2) 122 stores the digital musical-tone signal (E-channel signal and T-channel signal) input to DSP 4 from A/D convertor 7 of Fig. 1 through the input terminal IN2, and supplies the digital musical-tone signal to various sections via an internal bus 123.
  • the output signals of the above coefficient memory (P) 103, the work memory (W) 104 and the output signals of the input registers (PI1) 121 and (PI2) 122 are input to gate terminals of gates 131 through 134 together with output signals from respective registers to be described later.
  • the output signals of the gates 131 through 134 are input to registers (M0) 141, (M1) 142, (A0) 143 and (A1) 144.
  • the registers (M0) 141 and (M1) 142 store data under an operation which is to be supplied to a multiplier 145 while the registers (A0) 143 and (A1) 144 stores data under an operation which is to be supplied to adder/subtracter 146.
  • the output signal of the register (M1) 142 and an output signal of a register (SR) 153 to be described later are input to the multiplier 145 through the gate 147 while the output signal of the register (A0) 143 and an output signal of a register (MR) 150 to be described later are input to the adder/subtracter 146 through the gate 148. Further, the output signal of the register (A1) 144 and an output signal of a register (AR) 151 to be described later) are input to the adder/subtracter 146 through the gate 149.
  • the adder/subtracter 146 performs an addition and a subtraction and performs a process (a so-called through process) which allows data to pass through under an instruction from the control circuit 102.
  • a result of operation performed by the multiplier 145 is stored in the register (MR) 150 and the output of the register (MR) 150 are supplied to the gates 132 and 148.
  • a result of operation performed by the adder/subtracter 146 is stored in the register (AR) 151, and the output of the register (AR) 151 are supplied to the gates 149 and to the register (SR) 153 through clipper circuit 152.
  • the clipper circuit 152 serves to prevent an over flow.
  • the output of the register (SR) 153 is supplied to gate 147 and is transferred and stored as a result of an operation or a process performed on one tone in the work memory the internal bus 123.
  • the output register (OR1) 154 stores the L-channel signal and the R-channel signal, and outputs the same signals to D/A convertor 8 through the output terminals OUT 1 of DSP 4 while the output register (OR2) 155 stores the 1-channel signal and the 2-channel signal, and outputs the same signals to D/A convertor 9 through the output terminals OUT 2 of DSP 4.
  • Fig. 3 is a flow chart of a program routine of the multi-effect adding operation which is performed by CPU 1.
  • CPU 1 scans or refers to the switch section 5 at step S101, obtaining external data for judging whether or not a player (for example, a player of an electronic musical instrument) has operated the switch section 5 to apply or add the multi-effects to an musical-tone signal.
  • CPU 1 judges if any change occurs in the switch section 5, i.e., whether or not the player has operated the switch section 5 to apply or add the multi-effects to the signal.
  • CPU 1 stores the state of the switch section 5 in its register (R) (not shown).
  • R register
  • the effect adding process (A) is one example of combinations of a plurality of effect processes (1) and (2) (two effect processes in the present invention) which are to be applied in a different form to a plurality of channels of signals.
  • CPU 1 judges at step S105 from the state of the switch section 5 that the effect adding process (A) is requested to be performed, transferring to DSP 4 programs for mixing processes (1A) to (3A) and effect processes (1) and (2), and also transferring contents of the coefficient memory (A) to DSP 4.
  • DSP 4 executes a process for performing on a plurality of channels of signals one combination of effect adding process (A) among a plurality of combinations of effect adding processes.
  • CPU 1 judges at step S104 from the state of the switch section 5 stored in the register (R) that the content of the register (R) is not equivalent to a value A corresponding to an effect adding process (A), i.e., when the result of the judgement at step S104 is NO, CPU 1 judges that an effect adding process other than the effect adding process (A) is requested to be performed, transferring at step S106 programs for the mixing processes (1B) to (3B) and effect processes (1) and (2) to DSP 4, and also transferring to DSP 4 contents of the coefficient memory (B) as coefficients which are necessary for performing an operation process.
  • DSP 4 executes a process for performing one combination of effect adding process among a plurality of combinations of effect adding processes.
  • Algorithms for performing the effect processes (1) and (2) have long descriptions and are previously stored in ROM 2 which CPU 1 can control.
  • the mixing processes (1A) to (3A) and the mixing processes (1B) to (3B) are algorithms (combination-algorithms) for determining how the algorithms of the effect processes (1) and (2) should be combined with respect to a plurality of channels of signals, and are stored in ROM 2 similarly to the effect-algorithms but have a relatively short description.
  • CPU 1 When a process of step S105 is performed, CPU 1 writes a program on the basis of the effect-algorithms for performing the effect processes (1) and (2), and combination-algorithms or mixing processes (1A) to (3A) for determining how the effect-algorithms should be combined with respect to a plurality of channels of signals, and then CPU 1 transfers the program to DSP 4.
  • effect-algorithms for respective effect processes and algorithms (combination-algorithms) for combining in various forms these effect processes are previously stored in the present embodiment.
  • CPU 1 selects relevant algorithms for performing effect processes and also an algorithm for combining in various forms these algorithms in accordance with the selecting operation, and then CPU 1 writes one program using these algorithms and sends the program to DSP 4.
  • DSP 4 perform a process for applying to the signal effects according to one of combinations of effects.
  • the present embodiment is arranged such that, when a selecting manipulation is externally executed, an effect-algorithm for executing effect processes and a combination-algorithm for combining these effect-algorithms in different form are selected for prepare a program to be transferred to DSP 4.
  • the play is not required to perform troublesome operations during his performance for changing a wiring connection of a plurality of hardware effectors because the present embodiment has no plurality of hardware effectors connected to one another.
  • the player is allowed to enjoy features of multi-effectors that apply multiple effects to sounds with a simple switching operation.
  • the present embodiment of the invention has no such a drawback that makes complex the wiring connection of the effectors because the player is not required during his performance to switch the wiring connection of the effectors with switching means.
  • the effect adding apparatus of the present invention is capable of changing a combination of sound effects to be applied to the input audio signal without need of a large capacity of memory and without switching the wiring connection of the effectors.
  • Figs. 4 and 5 are views schematically illustrating a hardware circuit performing one form of multi-effect adding processes in DSP 4. Contents of the coefficient memory (P) 103 and the work memory (WE) 104 of DSP 4 of Figs. 4 and 5 are shown in Figs. 15 and 16, respectively.
  • Fig. 4 is a view showing a first form of the effect adding process (A) for applying multi-effects to four input audio signals such as L-channel signal, E-channel signal, T-channel signal and R-channel signal.
  • the E-channel signal is subjected to a mixing (MIX) process (1A) 201, being separated into two systems of signals to be input to an effect (1) process 202.
  • the effect (1) process 202 adds or applies a sound effect such as, for example, the reverberation effect to the input signals.
  • the effect (1) process 202 applies the reverberation effect to the E-channel signals which are input thereto through the mixing process (1A) 201, and outputs the same to a mixing process (2A) 203.
  • the two systems of E-channel signals with the reverberation effect applied are mixed with the T-channel signal at a predetermined rate, and then the two systems of E-channel signals are output to an effect (2) process 204. More specifically, one of two systems of E-channel signals with the reverberation effect applied is led to a multiplier 205, where the signal is multiplied by an effector (1) output multiplying coefficient P (EF1) shown in Fig. 16, and then is sent to an adder 206.
  • P output multiplying coefficient
  • the T-channel signal is led to a multiplier 209, being multiplied by T-channel multiplying coefficient P (T), and then is transferred to the adders 206 and 208.
  • T-channel multiplying coefficient P (T) One of two systems of E-channel signal with the reverberation effect applied, signal which is multiplied by the effector (1) output multiplying coefficient P (EF1) in the multiplier 205, and the T-channel signal which is multiplied by the T-channel multiplying coefficient P (T) in the multiplier 209 are added in the adder 206 and the added signal is output to the effect (2) process 204.
  • the effect (2) process 204 is for applying a sound effect such as the chorus effect to input audio signals.
  • a sound effect such as the chorus effect
  • two systems of channel signals which have been processed in the mixing process (2A) 203 are applied with the chorus effect and then are transferred to a mixing process (3A) 201.
  • two systems of channel signals with the chorus effect applied are mixed with the L-channel signal and the R-channel signal at predetermined rates respectively, and are divided into four signals, i.e., 1-channel signal, L-channel signal, R-channel signal and 2-channel signal, which are output from DSP 4.
  • one of two systems of signals output from the effect (2) process 204 signals which have been applied with the chorus effect, is led to a multiplier 211, where it is multiplied by an effector (2) output multiplying coefficient P (FL), and further is sent to an adder 214.
  • the L-channel signal is led to a multiplier 215, being multiplied by an L-channel multiplying coefficient P (PL1), and then is sent to an adder 212.
  • the L-channel signal is also led to a multiplier 216, being multiplied by an L-channel multiplying coefficient P (L1), and then is output as 1-channel signal from DSP 4.
  • outputs of the multipliers 211 and 215 are added together. More specifically, one of two systems of output signals of the effect (2) process which has been applied with chorus effect and has been adjusted in the multiplier 211 to a level determined by the effector (2) output multiplying coefficient P (FL), and the L-channel signal which has been adjusted in the multiplier 215 to a level defined by the L-channel multiplying coefficient P (PL1) are added together to be output from DSP 4.
  • the R-channel signal is led to a multiplier 217, being multiplied by an R-channel multiplying coefficient P (RP1), and then is sent to an adder 214.
  • the R-channel signal is also led to a multiplier 218, being multiplied by an R-channel multiplying coefficient P (R1), and then is output as 2-channel signal from DSP 4.
  • outputs of the multipliers 213 and 217 are added together. More specifically, the other one of two systems of output signals of the effect (2) process which has been applied with chorus effect and has been adjusted in the multiplier 213 to a level determined by the effector (2) output multiplying coefficient P (FR), and the R-channel signal which has been adjusted in the multiplier 217 to a level that is defined by the R-channel multiplying coefficient P (RR1) are added together to be output from DSP 4.
  • the E-channel signal is applied with the reverberation effect and then is mixed with the T-channel signal.
  • the resultant signal is further applied with the chorus effect, then mixed with the L-channel signal and R-channel signal, and finally is divided into four systems of signals, i.e., L-channel signal, R-channel signal, 1-channel signal and 2-channel signal.
  • Fig. 5 is a view showing a second form of the effect adding process (B), which is different from the effect adding process (A), for applying multi-effects to four input audio signals such as L-channel signal, E-channel signal, T-channel signal and R-channel signal.
  • L-channel signal and R-channel signal are subjected to a mixing (MIX) process (1B) 301, being input to an effect (2) process 202 which is similar to that of Fig. 4.
  • the effect (1) process 202 adds or applies the reverberation effect to the L-channel signal and the R-channel signal which have been transferred thereto through the mixing process (1B) 301, and outputs these signals to a mixing process (3B) 303.
  • E-channel signal and T-channel signal are subjected to a mixing (MIX) process (2B) 304, being input to an effect (2) process 204 which is similar to that of Fig. 4.
  • the effect (2) process 204 adds or applies the chorus effect to the E-channel signal and the T-channel signal which have been transferred thereto through the mixing process (2B) 304, and outputs these signals to a mixing process (3B) 303.
  • the L-channel signal with the reverberation effect applied is mixed with the L-channel signal with no reverberation effect applied at a predetermined rate while the R-channel signal with the reverberation effect applied is mixed with the R-channel signal with no reverberation effect applied at a predetermined rate. Then, these two systems of signals are output from DSP 4 again as L-channel signal and R-channel signal respectively.
  • E-channel signal with the chorus effect applied is mixed with the original E-channel signal with no chorus effect applied at a predetermined rate while the T-channel signal with the chorus effect applied is mixed with the original T-channel signal with no chorus effect applied at a predetermined rate. Then, these two systems of signals are output from DSP 4 again as E-channel signal and T-channel signal respectively.
  • the L-channel signal with the reverberation effect applied is led to a multiplier 305, where it is multiplied by an effector (1) output multiplying coefficient P (EL), and further is sent to an adder 306 while the R-channel signal with the reverberation effect applied is led to a multiplier 307, where it is multiplied by the effector (1) output multiplying coefficient P (ER), and then is sent to an adder 308.
  • the L-channel signal is directly led to a multiplier 309, being multiplied by an L-channel multiplying coefficient P (LL2), and then is output to an adder 306.
  • the L-channel signal which has been applied with the reverberation effect and has been adjusted to a predetermined level that is defined by the multiplier 305 in accordance with the effector (1) output multiplying coefficient P (EL) is added to the L-channel signal which has been adjusted to a level that is defined by the multiplier 309 in accordance with the L-channel multiplying coefficient P (LL2), and then the resultant signal is output as L-channel signal from DSP 4 again.
  • the R-channel signal is directly led to a multiplier 310, being multiplied by an R-channel multiplying coefficient P (RR2), and then is output to an adder 308.
  • the R-channel signal which has been applied with the reverberation effect and has been adjusted to a predetermined level that is defined in the multiplier 307 by the effector (1) output multiplying coefficient P (ER) is added to the R-channel signal which has been adjusted to a level that is defined in the multiplier 310 by the R-channel multiplying coefficient P (RR2), and then the resultant signal is output as R-channel signal from DSP 4 again.
  • the L-channel signal and R-channel signal both with the reverberation effect applied are mixed with the original L-channel signal and R-channel signal both with no reverberation effect applied at a predetermined rate, respectively, and then are output from DSP 4 again as L-channel signal and R-channel signal.
  • the E-channel signal with the chorus effect applied is led to a multiplier 311, where it is multiplied by an effector (2) output multiplying coefficient P (F1), and further is sent to an adder 312 while the T-channel signal with the chorus effect applied is led to a multiplier 313, where it is multiplied by the effector (2) output multiplying coefficient P (F2), and then is sent to an adder 314.
  • the E-channel signal is directly led to a multiplier 315, being multiplied by an E-channel multiplying coefficient P (E1), and then is transferred to an adder 312.
  • the E-channel signal which has been applied with the reverberation effect and has been adjusted to a predetermined level that is defined by the multiplier 311 in accordance with the effector (2) output multiplying coefficient P (E1) is added to the E-channel signal which has been adjusted to a level that is defined by the multiplier 315 in accordance with the E-channel multiplying coefficient P (E1), and then the resultant signal is output as 1-channel signal from DSP 4 again.
  • the T-channel signal is directly led to a multiplier 316, being multiplied by an T-channel multiplying coefficient P (T2), and then is sent to an adder 314.
  • the T-channel signal which has been applied with the reverberation effect and has been adjusted to a predetermined level that is defined by the multiplier 313 in accordance with the effector (2) output multiplying coefficient P (F2) is added to the T-channel signal which has been adjusted to a level that is defined by the multiplier 316 by the T-channel multiplying coefficient P (T2), and then the resultant signal is output as 2-channel signal from DSP 4 again.
  • the E-channel signal and T-channel signal both with the chorus effect applied are mixed with the original E-channel signal and T-channel signal both with no reverberation effect applied at a predetermined rate, respectively, and then are output from DSP 4 again as E-channel signal and T-channel signal, respectively.
  • the L-channel signal and R-channel signal are applied with the reverberation effect, and then are mixed with the original L-channel signal and R-channel signal both with no reverberation effect applied, respectively.
  • the resultant signals are output as L-channel signal and R-channel signal, respectively.
  • the E-channel signal and T-channel signal are applied with the chorus effect, and then are mixed with the original E-channel signal and T-channel signal both with no chorus effect applied, respectively.
  • the resultant signals are output as 1-channel signal and 2-channel signal, respectively.
  • four channels of signals i.e., L-channel 2-channel signal, R-channel signal, 1-channel signal and signal are output from DSP 4.
  • CPU 1 selects effect-algorithms for effect processes and combination-algorithm for combining the effect algorithms in the form as shown in Figs. 4 and 5, and writes a program, which is transferred to DSP 4. Then, DSP 4 stores the program transferred from CPU 1 in a program memory 101, and successively reads out the stored program as micro-programs to execute them as various processes.
  • Figs. 15 and 16 are shown addresses in the coefficient memory (P) 103 where coefficients (constants) or variables are stored and addresses of the work memory 104 where data are temporarily stored. Names and contents of these coefficients, variables and data are also shown in Figs. 15 and 16.
  • Fig. 6 is a main flow chart of the multi-effects, the flow chart of which is illustrated in a flow for realizing various forms to explain the above effect-adding process (A) and effect adding process (B) to be executed.
  • step S201 an input process is executed at step S201, through which musical tone signals are input into DSP 4, that is, four musical tone signals are separately input to channels respectively.
  • a mixing process (1) is executed.
  • the mixing process (1) represents how these four channels of signals are mixed and applied with sound effects.
  • the mixing process (1A) 201 or the mixing process (1B) 301 is executed in the mixing process (1).
  • an effect process (1) is executed.
  • the reverberation effect is applied to the signals based on how these four channels of signals are mixed.
  • a mixing process (2) is executed.
  • the mixing process (2) represents how these four channels of signals are mixed and applied with sound effects.
  • the mixing process (2A) 203 or the mixing process (2B) 304 is executed in the mixing process (2).
  • an effect process (2) is executed.
  • the effect process (2) the reverberation effect is applied to the signals based on how these four channels of signals are mixed.
  • a mixing process (3) is executed at step S206. More specifically, the mixing process (3A) 210 or the mixing process (3B) 303 is executed in the mixing process (3).
  • An output process is executed at step S207 to output from DSP 4 musical tone signals which have been subjected to the multi-effect process.
  • four musical tone signals which have been subjected to the multi-effect process are separately output from DSP 4 to channels respectively.
  • Fig. 7 is a view showing details of the input process (step S201).
  • a musical tone signal retrieved in the input register (PI1) 121 is stored in the work memory(W) 104 as L-channel input data W (INL).
  • a musical tone signal retrieved in the input register (PI2) 122 is stored in the work memory(W) 104 as R-channel input data W (INR).
  • a musical tone signal retrieved in the input register (PI1) 121 is stored in the work memory(W) 104 as T-channel input data W (INT).
  • a musical tone signal retrieved in the input register (PI2) 122 is stored in the work memory(W) 104 as E-channel input data W (INE). In this manner, respective channels of input data are stored in the work memory (W) 104 at relevant addresses.
  • Figs. 8 to 10 are views showing details of the mixing processes (1A), (2A) and (3A).
  • Fig. 8 is a view showing the mixing process (1A).
  • E-channel input data W (INW) is read out from the work memory (W) 104 and is stored in a register (A0) 143 at step S401.
  • the input data W (INE) stored in the register (A0) 143 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the input data W (INE) transferred to the register (AR) 151 is stored in the register (SR) 153 through the clipper circuit 152, and further the input data W (INE) stored in the register (A0) 143 is transferred to the register (AR) 151 again through the gate 148 and the adder/subtractor 146.
  • the other input data W (INE) transferred to the register (AR) 151 is stored in the register (SR) 153 through the clipper circuit 152 while the former data SR (that is, the former input data W (INE)) previously stored in the register (SR) 153 is stored as effector (1) input channel data W (EI1) in the work memory (W) 104 at the relevant address through an internal bus 123.
  • the latter input data W (INE) transferred to the register (AR) 151 is stored in the register (SR) 153 through the clipper circuit 152 at the same step S403. Then, at step S404, the latter data SR (that is, the latter input data W (INE)) previously stored in the register (SR) 153 is stored as effector (1) input channel data W (EI1) in the work memory (W) 104 at the relevant address through the internal bus 123.
  • Fig. 9 is a view showing the mixing process (2A) in detail.
  • the effector (1) output multiplying coefficient P (EF1) is read out from the coefficient memory (P) 201 and is stored in the register (M0) 141
  • the effector (1) output channel data W (EO1) is read out from the work memory (W) 104 and is stored in the register (M1) 142 at step S501.
  • the effector (1) output multiplying coefficient P (EF1) set in the register (M0) 141 is supplied to the multiplier 145, and the effector (1) output channel data W (EO1) set in the register (M1) 142 is supplied through the gate 147 to the multiplier 145.
  • the data W (EO1) is multiplied by the coefficient P (EF1), and the product is stored in the register (MR) 150.
  • the T-channel multiplying coefficient P (T) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141
  • the T-channel input data W (INT) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the product obtained by the multiplier 145, which has been stored in the register (MR) 150, is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146, and the T-channel multiplying coefficient P (T) set in the register (M0) 141 at step S502 is supplied to the multiplier 145, and further, the T-channel input data W (INT) set in the register (M1) 142 is supplied through the gate 147 to the multiplier 145.
  • the data W (INT) is multiplied by the coefficient P (T), and the product is stored in the register (MR) 150.
  • step S504 the product obtained by the multiplier 145, which has been stored in the register (AR) 151, is transferred to one of the input terminals of the adder/subtractor 146 through the gate 149, and the result of the calculation at step S503 (that is, the product of the T-channel multiplying coefficient P (T) and the T-channel input data W (INT)), which has been stored in the register (MR) 150, is supplied to the other one of the adder/subtractor 146 through the gate 148. Both data are added to each other at the adder/subtractor 146, and the sum of both data is stored in the register (AR) 151.
  • step S504 processes similar to a part of the process at step S503 are executed. That is, the T-channel multiplying coefficient P (T) set in the register (M0) 141 at step S502 is supplied to the multiplier 145, and the T-channel input data W (INT) set in the register (M1) 142 is supplied through the gate 147 to the multiplier 145. At the multiplier 145, the data W (INT) is multiplied by the coefficient P (T), and the product is stored in the register (MR) 150.
  • the effector (1) output multiplying coefficient P (EF1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141
  • the effector (1) output channel data W (EO2) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • step S505 the result of the calculation performed by the adder/subtractor 146, which has been stored in the register (AR) 151, is transferred to the register (SR) 152 through the clipper circuit 152, and the result of the calculation performed at step S504 (that is, the product of the T-channel multiplying coefficient P (T) and T-channel input data W (INT)), which has been stored in the register (MR) 150, is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the effector (1) output multiplying coefficient P (EF1) which has been set in the register (M0) 141 at step S504, is supplied to the multiplier 145, and the effector (1) output channel data W (EO2) set in the register (M1) 142 is supplied to the multiplier 145 through the gate 147.
  • the product of both data obtained by the multiplier 145 is stored in the register (MR) 150.
  • the data stored in the register (SR) 153 is stored as an effector (2) input channel data (1) W (EI1) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • step S506 the product obtained at step S505 by the multiplier 145 (the product of the effector (1) output multiplying coefficient P (EF1) and the effector (1) output channel data W (EO2)), which has been stored in the register (MR) 150, is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146, and the product of the T-channel multiplying coefficient P (T) and the T-channel input data W (INT) obtained by the multiplier 145 is transferred through the gate 147 to the other input terminals of the adder/subtractor 146.
  • the sum obtained by the adder/subtractor 146 is stored in the register (MR) 151.
  • step S507 the result of the calculation performed by the adder/subtractor 146, which has been stored in the register (AR) 151, is stored in the register (SR) 153 through the clipper circuit 152, and at step S508, the data stored in the register (SR) 153 is stored as an effector (2) input channel data (2) W (FI2) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • Fig. 10 is a view showing the mixing process (3A) in detail.
  • the L-channel multiplying coefficient P (PL1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141, while the L-channel input data W (INL) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the L-channel multiplying coefficient P (PL1) set in the register (M0) 141 is supplied to the multiplier 145, and the L-channel input data W (INL) set in the register (M1) 142 is supplied through the gate 147 to the multiplier 145.
  • the data W (INL) is multiplied by the coefficient P (PL1), and the product is stored in the register (MR) 150.
  • L-channel multiplying coefficient P (PLL1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141.
  • step S603 the product obtained by the multiplier 145 and stored in the register (MR) 150 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the L-channel multiplying coefficient P (PLL1) set in the register (M0) 141 is supplied to the multiplier 145, and the L-channel input data W (INL) set in the register (M1) 142 is supplied to the multiplier 145 through the gate 147.
  • the multiplier 145 multiplies the data W (INL) by the coefficient P (PLL1) and the product is stored in the register (MR) 150.
  • the effector (2) output multiplying coefficient P (FL) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141, while an effector (1) output channel data (1) W (FO1) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data stored in the register (SR) 153 will be stored as 1-channel output data W (OT1) via the internal bus 123 at a relevant address of the work memory (W) 104 at the following step S605, and thereafter the data stored in the work memory (W) 104 will be output through an output process to be described later.
  • the product (the product of the L-channel multiplying coefficient P (PLL1) and the L-channel input data W (INL)) obtained by the multiplier 145 and stored in register (MR) 150 is transferred to the register (AR) 151 through the gate 148 and the adder/subtracter 146.
  • the effector (2) output multiplying coefficient P (FL) set in the register (M0) 141 is supplied to the multiplier 145, and the effector (1) output channel data (1) W (FO1) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data (1) W (FO1) by the coefficient P (FL) and the product is stored in the register (MR) 150.
  • R-channel multiplying coefficient P (R1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while R-channel input data W (INR) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data stored in the register (SR) 153 is stored as 1-channel output data W (OT1) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • the product obtained at step S605 by the multiplier 145 (the product of the effector (2) output multiplying coefficient P (FL) and the effector (1) output channel data (1) W (FO1)), which has been stored in the register (MR) 150, is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146, and the product of the L-channel multiplying coefficient P (PLL1) and the L-channel input data W (INL) obtained by the multiplier 145 is transferred through the gate 149 to the other one of the input terminals of the adder/subtractor 146.
  • the adder/subtractor 146 adds both data, and the sum obtained by the adder/subtractor 146 is stored in the register (AR) 151.
  • the R-channel multiplying coefficient P (R1) set in the register (M0) 141 is supplied to the multiplier 145, and the R-channel input data W (INR) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data (1) W (INR) by the coefficient P (R1) and the product is stored in the register (MR) 150.
  • R-channel multiplying coefficient P (RR1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141.
  • step S606 the product obtained by the multiplier 145, which has been stored in the register (AR) 151, is stored in the register (SR) 153 through the clipper circuit 152.
  • the data stored in the register (SR) 153 will be stored as L-channel output data W (OTL) via the internal bus 123 at a relevant address of the work memory (W) 104 at the following step S607, and thereafter the data stored in the work memory (W) 104 will be output through the output process to be described later.
  • step S606 the product (the product of the R-channel multiplying coefficient P (R1) and the R-channel input data W (INR)) obtained by the multiplier 145 and stored in register (MR) 150 is transferred to the register (AR) 151 through the gate 148 and the adder/subtracter 146.
  • the R-channel multiplying coefficient P (RR1) set in the register (M0) 141 is supplied to the multiplier 145 while the R-channel input data W (INR) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data W (INR) by the coefficient P (RR1) and the product is stored in the register (MR) 150.
  • the effector (2) output multiplying coefficient P (FR) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while the effector (2) output channel data (2) W (FO2) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data stored in the register (SR) 153 is stored as L-channel output data W (OTL) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • the product obtained by the multiplier 145 which has been stored in the register (AR) 151, is stored in the register (SR) 153 through the clipper circuit 152.
  • the data stored in the register (SR) 153 will be stored as 2-channel output data W (OT2) via the internal bus 123 at a relevant address of the work memory (W) 104 at the following step S608, and thereafter the data stored in the work memory (W) 104 will be output through the output process to be described later.
  • the product (the product of the R-channel multiplying coefficient P (RR1) and the R-channel input data W (INR)) obtained by the multiplier 145 and stored in register (MR) 150 is transferred to the register (AR) 151 through the gate 148 and the adder/subtracter 146.
  • the effector (2) output channel multiplying coefficient P (FR) set in the register (M0) 141 is supplied to the multiplier 145 while the effector (2) output channel data W (FO2) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data W (FO2) by the coefficient P (FR) and the product is stored in the register (MR) 150.
  • the data stored in the register (SR) 153 is stored as 2-channel output data W (OT2) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • the product obtained at step S607 by the multiplier 145 (the product of the effector (2) output multiplying coefficient P (FR) and the effector (2) output channel data (2) W (FO2)), which has been stored in the register (MR) 150, is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146, and the product of the R-channel multiplying coefficient P (RR1) and the R-channel input data W (INR) obtained by the multiplier 145 is transferred through the gate 149 to the other one of the input terminals of the adder/subtractor 146.
  • the adder/subtractor 146 adds both data, and the sum obtained by the adder/subtractor 146 is stored in the register (AR) 151.
  • step S609 the product obtained by the multiplier 145 and stored in the register (AR) 151 is stored in the register (SR) 153 through the clipper circuit 152. Then, at step S610, data stored in the register (SR) 153 is transferred and stored as R-channel output data W (OTR) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • OTR R-channel output data W
  • the data stored in the work memory (W) 104 will be output through the output process to be described later, whereby a process having a function equivalent to the function to externally supply the output of the multiplier 214 will be realized.
  • Figs. 11 to 13 are views showing mixing processes (1B), (2B) and (3B) in detail, respectively.
  • Fig. 11 is a view showing the mixing process (1B) in detail.
  • step S701 of Fig. 11 L-channel input data W (INL) is read out from the work memory (W) 104 and is stored in a register (A0) 143.
  • step S702 the input data W (INL) stored in the register (A0) 143 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the R-channel input data W (INR) is read out from the work memory (W) 104 and is stored in the register (AO) 143.
  • step S703 L-channel input data W (INL) transferred to the register (AR) 151 is stored in the register (SR) 153 through the clipper circuit 152, and further R-channel input data W (INR) stored in the register (A0) 143 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the former data SR (L-channel input data W (INL)) transferred to the register (SR) 153 is stored as effector (1) input channel data (1) W (EI1) via the internal bus 123 at the relevant address of the work memory (W) 104.
  • step S705 the latter data SR (that is, R-channel input data W (INR)) previously stored in the register (SR) 153 is stored as effector (1) input channel data W (EI2) via the internal bus 123 at the relevant address of the work memory (W) 104.
  • SR that is, R-channel input data W (INR)
  • EI2 input channel data W
  • Fig. 12 is a flow chart of the detailed mixing process (2B).
  • E-channel input data W (INE) is read out from the work memory (W) 104 and is stored in a register (A0) 143.
  • the input data W (INE) stored in the register (A0) 143 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the T-channel input data W (INT) is read out from the work memory (W) 104 and is stored in the register (AO) 143.
  • E-channel input data W (INE) transferred to the register (AR) 151 is stored in the register (SR) 153 through the clipper circuit 152, and further T-channel input data W (INT) stored in the register (A0) 143 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the former data SR E-channel input data W (INE)
  • W (FI1) input channel data (1) W (FI1) via the internal bus 123 at the relevant address of the work memory (W) 104.
  • step S805 the latter data SR (that is, T-channel input data W (INT)) previously stored in the register (SR) 153 is stored as effector (2) input channel data (2) W (FI2) via the internal bus 123 at the relevant address of the work memory (W) 104.
  • SR that is, T-channel input data W (INT)
  • FI2 effector (2) input channel data (2) W (FI2)
  • Fig. 13 is a flow chart of the detailed mixing process (3B).
  • the L-channel multiplying coefficient P (LL2) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while the L-channel input data W (INL) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the L-channel multiplying coefficient P (LL2) set in the register (M0) 141 is supplied to the multiplier 145 while the L-channel input data W (INL) set in the register (M1) 142 is supplied through the gate 147 to the multiplier 145.
  • the data W (INL) is multiplied by the coefficient P (LL2), and the product is stored in the register (MR) 150.
  • the effector (1) output multiplying coefficient P (EL) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while the effector (1) output channel data (1) W (EO1) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • step S903 the product obtained by the multiplier 145 and stored in the register (MR) 150 is transferred to the register (AR) 151 through the gate 148 and the adder/subtractor 146.
  • the effector (1) output multiplying coefficient P (EL) set in the register (M0) 141 is supplied to the multiplier 145 while the effector (1) output channel data W (EO1) set in the register (M1) 142 is supplied to the multiplier 145 through the gate 147.
  • the multiplier 145 multiplies the data W (EO1) by the coefficient P (EL) and the product is stored in the register (MR) 150.
  • R-channel multiplying coefficient P (RR2) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while R-channel input data (1) W (INR) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • step S904 the data (the product of L-channel multiplying coefficient P (LL2) and L-channel input data W (INL)), which has been stored in the register (AR) 151, is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146 while the product obtained by the multiplier 145 (that is, the product of the effector (1) output multiplying coefficient P (EL) and the effector (1) output channel data (1) W (EO1)) is transferred through the gate 149 to the other one of the input terminals of the adder/subtractor 146.
  • the adder/subtractor 146 adds both data, and the sum obtained by the adder/subtractor 146 is stored in the register (AR) 151.
  • R-channel multiplying coefficient P (RR2) set in the register (M0) 141 is supplied to the multiplier 145 while R-channel input data W (INR) set in the register (M1) 142 is supplied to the multiplier 145 through the gate 147.
  • the multiplier 145 multiplies the data W (INR) by the coefficient P (RR2) and the product is stored in the register (MR) 150.
  • the effector (1) output multiplying coefficient P (ER) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while the effector (1) output channel data (2) W (EO2) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data (that is, the sum of the effector (1) output multiplying coefficient P (EL) and the effector (1) output channel data (1) W (EO1)), which has been stored in the register (AR) 151, is transferred and stored in the register (SR) 153 through the clipper circuit 152.
  • the data stored in the register (SR) 153 will be stored as L-channel output data W (OTL) via the internal bus 123 at a relevant address of the work memory (W) 104 at the following step S906, and thereafter the data stored in the work memory (W) 104 will be output through the output process to be described later.
  • step S905 the product obtained by the multiplier 145 (that is, the product of the L-channel multiplying coefficient P (PLL1) and the L-channel input data W (INL)), which has been stored in register (MR) 150, is transferred to the register (AR) 151 through the gate 148 and the adder/subtracter 146.
  • the effector (1) output multiplying coefficient P (ER) set in the register (M0) 141 is supplied to the multiplier 145 while the effector (1) output channel data (2) W (EO2) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data (2) W (EO2) by the coefficient P (ER) and the product is stored in the register (MR) 150.
  • E-channel multiplying coefficient P (E1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while E-channel input data W (INE) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data stored in the register (SR) 153 is read out and stored as 1-channel output data W (OTL) via the internal bus 123 at a relevant address of the work memory (W) 104.
  • the data which has been obtained and stored in the register (MR) 150 at step S905 (that is, the product of the effector (1) output multiplying coefficient P (ER) and the effector (1) output channel data (2) W (EO2)) is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146 while the product which has been obtained by the multiplier 145 and transferred to the register (AR) 151 (that is, the product of R-channel multiplying coefficient P (RR2) and R-channel input data W (INR)) is transferred through the gate 149 to the other one of the input terminals of the adder/subtractor 146.
  • the adder/subtractor 146 adds both data, and the sum obtained by the adder/subtractor 146 is stored in the register (AR) 151.
  • the effector (2) output multiplying coefficient P (F1) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while the effector (2) output channel data (1) W (FO1) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data which has been obtained by the multiplier 145 and stored in the register (AR) 151 is read out and stored in the register (SR) 153 through the clipper circuit 152.
  • the data stored in the register (SR) 153 will be stored as R-channel output data W (OTR) via the internal bus 123 at a relevant address of the work memory (W) 104 at the following step S908, and thereafter the data stored in the work memory (W) 104 will be output through the output process to be described later.
  • the product which has been obtained by the multiplier 145 and stored in register (MR) 150 (that is, the product of the E-channel multiplying coefficient P (E1) and the E-channel input data W (INE)) is transferred to the register (AR) 151 through the gate 148 and the adder/subtracter 146.
  • the effector (2) output multiplying coefficient P (F1) set in the register (M0) 141 is supplied to the multiplier 145 while the effector (2) output channel data (1) W (FO1) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data (1) W (FO1) by the coefficient P (F1) and the product is stored in the register (MR) 150.
  • T-channel multiplying coefficient P (T2) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while T-channel input data W (INT) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data stored in the register (SR) 153 is read out and stored as R-channel output data W (OTR) via the internal bus 123 in the work memory (W) 104 at a relevant address.
  • the data which has been obtained and stored in the register (MR) 150 at step S907 (that is, the product of the effector (2) output multiplying coefficient P (F1) and the effector (2) output channel data (1) W (FO1)) is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146 while the product which has been obtained by the multiplier 145 and transferred to the register (AR) 151 (that is, the product of E-channel multiplying coefficient P (E1) and E-channel input data W (INE)) is transferred through the gate 149 to the other one of the input terminals of the adder/subtractor 146.
  • the adder/subtractor 146 adds both data, and the sum obtained by the adder/subtractor 146 is stored in the register (AR) 151.
  • the T-channel multiplying coefficient P (T2) set in the register (M0) 141 is read our and transferred to the multiplier 145 while T-channel input data W (INT) set to the register (M1) 142 is transferred through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies both the transferred data, and the resultant product is stored in the register (MR) 150.
  • the effector (2) output multiplying coefficient P (F2) is read out from the coefficient memory (P) 103 and is stored in the register (M0) 141 while the effector (2) output channel data (2) W (FO2) is read out from the work memory (W) 104 and is stored in the register (M1) 142.
  • the data which has been obtained by the multiplier 145 and stored in the register (AR) 151 is read out and stored in the register (SR) 153 through the clipper circuit 152.
  • the data stored in the register (SR) 153 will be transferred to and stored as 1-channel output data W (OT1) via the internal bus 123 in the work memory (W) 104 at a relevant address at the following step S908, and thereafter the data stored in the work memory (W) 104 will be output through the output process to be described later.
  • the product which has been obtained by the multiplier 145 and stored in register (MR) 150 (that is, the product of the T-channel multiplying coefficient P (T2) and the T-channel input data W (INT)) is transferred to the register (AR) 151 through the gate 148 and the adder/subtracter 146.
  • the effector (2) output multiplying coefficient P (F2) set in the register (M0) 141 is supplied to the multiplier 145 while the effector (2) output channel data (2) W (FO2) is supplied through the gate 147 to the multiplier 145.
  • the multiplier 145 multiplies the data (1) W (FO2) by the coefficient P (F2) and the product is stored in the register (MR) 150.
  • the data stored in the register (SR) 153 is read out and stored as 1-channel output data W (OT1) via the internal bus 123 in the work memory (W) 104 at a relevant address.
  • the data which has been obtained and stored in the register (MR) 150 at step S909 (that is, the product of the effector (2) output multiplying coefficient P (F2) and the effector (2) output channel data (2) W (FO2)) is transferred through the gate 148 to one of the input terminals of the adder/subtractor 146 while the product which has been obtained by the multiplier 145 and transferred to the register (AR) 151 (that is, the product of T-channel multiplying coefficient P (T2) and T-channel input data W (INT)) is transferred through the gate 149 to the other one of the input terminals of the adder/subtractor 146.
  • the adder/subtractor 146 adds both data, and the sum obtained by the adder/subtractor 146 is stored in the register (AR) 151.
  • step S911 the sum which has been obtained by the adder/subtractor 146 and stored in the register (AR) 151 is read out and stored in the register (SR) 153 through the clipper circuit 152.
  • Data to be stored in the register (SR) 153 at step S912 will be transferred to and stored as 2-channel output data W (OT2) via the internal bus 123 in the work memory (W) 104 at a relevant address.
  • the data which is stored in the work memory (W) 104 will be output through an output process as will be described later. Through these processes, a process having a function equivalent to the function of the adder 314 of Fig. 5 is realized.
  • Fig. 14 is a flow chart of the output process executed at step S207.
  • step S1001 the L-channel output data W (OTL) is read out from the work memory (W) 104 and is stored in the output register (OR1) 154.
  • the data stored in the output register (OR1) 154 is further supplied to D/A convertor 8 of Fig. 1.
  • the R-channel output data W (OTR) is read out from the work memory (W) 104 and is stored in the output register (OR2) 155.
  • the data stored in the output register (OR2) 155 is further supplied to D/A convertor 9 of Fig. 1.
  • the 1-channel output data W (OT1) is read out from the work memory (W) 104 and is stored in the output register (OR1) 154.
  • the data stored in the output register (OR1) 154 is further supplied to D/A convertor 8 of Fig. 1.
  • the 2-channel output data W (OT2) is read out from the work memory (W) 104 and is stored in the output register (OR2) 155.
  • the data stored in the output register (OR2) 155 is further supplied to D/A convertor 9 of Fig. 1.
  • the present embodiment uses DSP (a digital signal processor) for the effect adding process in which an audio signal is processed in a digital fashion.
  • DSP digital signal processor
  • various musical tones other than the above musical tone signals, which are generated by an electronic musical instrument may be applied with sound effects.
  • the effect adding apparatus of the invention may be applied to other audio equipment other than an electronic musical instrument in a wide variety of fields.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Multimedia (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Reverberation, Karaoke And Other Acoustics (AREA)
EP19920112112 1991-08-28 1992-07-15 Effect adding apparatus Expired - Lifetime EP0529273B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP03216868A JP3120483B2 (ja) 1991-08-28 1991-08-28 効果付加装置
JP216868/91 1991-08-28

Publications (3)

Publication Number Publication Date
EP0529273A2 EP0529273A2 (en) 1993-03-03
EP0529273A3 EP0529273A3 (en) 1994-07-27
EP0529273B1 true EP0529273B1 (en) 1998-09-23

Family

ID=16695173

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19920112112 Expired - Lifetime EP0529273B1 (en) 1991-08-28 1992-07-15 Effect adding apparatus

Country Status (4)

Country Link
EP (1) EP0529273B1 (ja)
JP (1) JP3120483B2 (ja)
DE (1) DE69227083T2 (ja)
HK (1) HK1013350A1 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3097434B2 (ja) 1994-01-25 2000-10-10 ヤマハ株式会社 効果付加用ディジタル信号処理装置
US5731534A (en) * 1995-09-22 1998-03-24 Yamaha Corporation Method and apparatus for imparting an effect to a tone signal with grade designation
JP4645597B2 (ja) * 2007-01-09 2011-03-09 ヤマハ株式会社 楽音合成方法、記録媒体および楽音合成装置
JP7351092B2 (ja) * 2019-03-25 2023-09-27 カシオ計算機株式会社 音響効果装置及び電子楽器

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5850595A (ja) * 1981-09-22 1983-03-25 ヤマハ株式会社 効果付加装置
DE3318666C1 (de) * 1983-05-21 1984-10-11 WERSI-electronic GmbH & Co KG, 5401 Halsenbach Elektronisches Tastenmusikinstrument
JP2778645B2 (ja) * 1987-10-07 1998-07-23 カシオ計算機株式会社 電子弦楽器
US5287088A (en) * 1989-07-06 1994-02-15 Sills Richard R Method and apparatus for modifying synthesized sound signals

Also Published As

Publication number Publication date
HK1013350A1 (en) 1999-08-20
DE69227083D1 (de) 1998-10-29
DE69227083T2 (de) 1999-02-11
JP3120483B2 (ja) 2000-12-25
EP0529273A3 (en) 1994-07-27
EP0529273A2 (en) 1993-03-03
JPH0553572A (ja) 1993-03-05

Similar Documents

Publication Publication Date Title
US5546466A (en) Effect adding apparatus
US5596645A (en) Sound image localization control device for controlling sound image localization of plural sounds independently of each other
EP0698875A1 (en) Acoustic signal producing apparatus
US5602358A (en) Effect imparting device and electronic musical instrument incorporating same
EP0568789B1 (en) Digital signal processing apparatus employed in electronic musical instruments
EP0529273B1 (en) Effect adding apparatus
US5444180A (en) Sound effect-creating device
JP3341777B2 (ja) 効果付与装置
JP3366812B2 (ja) 電子楽器の効果付与装置
JP3116739B2 (ja) 楽音信号発生装置
JP2679175B2 (ja) 音声信号発生装置
JP3991475B2 (ja) 音声データ処理装置およびコンピュータシステム
JP3360701B2 (ja) 電子楽器
JP3116447B2 (ja) デジタル信号処理プロセッサ
USRE38276E1 (en) Tone generating apparatus for sound imaging
JPH03126089A (ja) 電子楽器
JP3022170B2 (ja) 制御装置
JP3179333B2 (ja) Ｄｓｐを用いた音響効果付加装置
JPH0926787A (ja) 音色制御装置
JP3000828B2 (ja) 楽音効果装置および楽音信号発生装置
JPH06149257A (ja) 楽音発生装置
JPH09244651A (ja) Ｄｓｐを用いた音響効果付加装置
JPH0527769A (ja) 演算処理回路
JPH03201900A (ja) 音場補正装置
JPH06149256A (ja) 楽音発生装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19920715

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19961022

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CASIO COMPUTER CO., LTD.

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19980923

REF Corresponds to:

Ref document number: 69227083

Country of ref document: DE

Date of ref document: 19981029

ET Fr: translation filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990715

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19990715

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20000503

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST