EP0299252A3 - Grille de connexion pour circuit intégré, comprenant des conducteurs de tension et de distribution à un dé de circuit intégré, utilisant le montage automatique sur bande à deux couches métalliques - Google Patents

Grille de connexion pour circuit intégré, comprenant des conducteurs de tension et de distribution à un dé de circuit intégré, utilisant le montage automatique sur bande à deux couches métalliques Download PDF

Info

Publication number
EP0299252A3
EP0299252A3 EP88110023A EP88110023A EP0299252A3 EP 0299252 A3 EP0299252 A3 EP 0299252A3 EP 88110023 A EP88110023 A EP 88110023A EP 88110023 A EP88110023 A EP 88110023A EP 0299252 A3 EP0299252 A3 EP 0299252A3
Authority
EP
European Patent Office
Prior art keywords
integrated circuit
metal
die
lead frame
frame assembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP88110023A
Other languages
German (de)
English (en)
Other versions
EP0299252A2 (fr
Inventor
James Hayward
Candice H. Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of EP0299252A2 publication Critical patent/EP0299252A2/fr
Publication of EP0299252A3 publication Critical patent/EP0299252A3/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49534Multi-layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12033Gunn diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
EP88110023A 1987-07-15 1988-06-23 Grille de connexion pour circuit intégré, comprenant des conducteurs de tension et de distribution à un dé de circuit intégré, utilisant le montage automatique sur bande à deux couches métalliques Withdrawn EP0299252A3 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/073,557 US4801999A (en) 1987-07-15 1987-07-15 Integrated circuit lead frame assembly containing voltage bussing and distribution to an integrated circuit die using tape automated bonding with two metal layers
US73557 1987-07-15

Publications (2)

Publication Number Publication Date
EP0299252A2 EP0299252A2 (fr) 1989-01-18
EP0299252A3 true EP0299252A3 (fr) 1989-08-30

Family

ID=22114413

Family Applications (1)

Application Number Title Priority Date Filing Date
EP88110023A Withdrawn EP0299252A3 (fr) 1987-07-15 1988-06-23 Grille de connexion pour circuit intégré, comprenant des conducteurs de tension et de distribution à un dé de circuit intégré, utilisant le montage automatique sur bande à deux couches métalliques

Country Status (3)

Country Link
US (1) US4801999A (fr)
EP (1) EP0299252A3 (fr)
JP (1) JPH07120687B2 (fr)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4967261A (en) * 1987-07-30 1990-10-30 Mitsubishi Denki Kabushiki Kaisha Tape carrier for assembling an IC chip on a substrate
JP2708191B2 (ja) * 1988-09-20 1998-02-04 株式会社日立製作所 半導体装置
US5036380A (en) * 1988-03-28 1991-07-30 Digital Equipment Corp. Burn-in pads for tab interconnects
US5028983A (en) * 1988-10-28 1991-07-02 International Business Machines Corporation Multilevel integrated circuit packaging structures
US5099306A (en) * 1988-11-21 1992-03-24 Honeywell Inc. Stacked tab leadframe assembly
JP2771203B2 (ja) * 1988-12-27 1998-07-02 日本電気株式会社 集積回路実装用テープ
US4912547A (en) * 1989-01-30 1990-03-27 International Business Machines Corporation Tape bonded semiconductor device
US5108553A (en) * 1989-04-04 1992-04-28 Olin Corporation G-tab manufacturing process and the product produced thereby
US5065228A (en) * 1989-04-04 1991-11-12 Olin Corporation G-TAB having particular through hole
JP2734463B2 (ja) * 1989-04-27 1998-03-30 株式会社日立製作所 半導体装置
US5063432A (en) * 1989-05-22 1991-11-05 Advanced Micro Devices, Inc. Integrated circuit lead assembly structure with first and second lead patterns spaced apart in parallel planes with a part of each lead in one lead pattern perpendicular to a part of each lead in the other lead pattern
EP0405871B1 (fr) * 1989-06-30 1999-09-08 Texas Instruments Incorporated Cadre de connexion à capacité équilibrée pour circuits intégrés
JPH088330B2 (ja) * 1989-07-19 1996-01-29 日本電気株式会社 Loc型リードフレームを備えた半導体集積回路装置
US4975761A (en) * 1989-09-05 1990-12-04 Advanced Micro Devices, Inc. High performance plastic encapsulated package for integrated circuit die
JPH03120746A (ja) * 1989-10-03 1991-05-22 Matsushita Electric Ind Co Ltd 半導体素子パッケージおよび半導体素子パッケージ搭載配線回路基板
US4965654A (en) * 1989-10-30 1990-10-23 International Business Machines Corporation Semiconductor package with ground plane
US4997517A (en) * 1990-01-09 1991-03-05 Olin Corporation Multi-metal layer interconnect tape for tape automated bonding
KR910020869A (ko) * 1990-05-10 1991-12-20 원본 미기재 무통로 2-금속 테이프 자동 접착시스템
US5235207A (en) * 1990-07-20 1993-08-10 Hitachi, Ltd. Semiconductor device
US20010030370A1 (en) * 1990-09-24 2001-10-18 Khandros Igor Y. Microelectronic assembly having encapsulated wire bonding leads
US7198969B1 (en) * 1990-09-24 2007-04-03 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5148265A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
JPH0828394B2 (ja) * 1990-11-28 1996-03-21 三菱電機株式会社 半導体装置
JP3011510B2 (ja) * 1990-12-20 2000-02-21 株式会社東芝 相互連結回路基板を有する半導体装置およびその製造方法
US5146312A (en) * 1991-02-28 1992-09-08 Lim Thiam B Insulated lead frame for semiconductor packaged devices
KR940006187Y1 (ko) * 1991-10-15 1994-09-10 금성일렉트론 주식회사 반도체장치
US5311059A (en) * 1992-01-24 1994-05-10 Motorola, Inc. Backplane grounding for flip-chip integrated circuit
JPH0653277A (ja) * 1992-06-04 1994-02-25 Lsi Logic Corp 半導体装置アセンブリおよびその組立方法
US6054756A (en) 1992-07-24 2000-04-25 Tessera, Inc. Connection components with frangible leads and bus
US5854094A (en) * 1992-07-28 1998-12-29 Shinko Electric Industries Co., Ltd. Process for manufacturing metal plane support for multi-layer lead frames
JPH0653394A (ja) * 1992-07-28 1994-02-25 Shinko Electric Ind Co Ltd 多層リードフレーム用プレーン支持体
JPH077121A (ja) * 1992-09-18 1995-01-10 Texas Instr Inc <Ti> 多層リードフレームアセンブリを有する半導体デバイスおよびそのパッケージ方法
US5331200A (en) * 1992-09-30 1994-07-19 Texas Instruments Incorporated Lead-on-chip inner lead bonding lead frame method and apparatus
JP2878929B2 (ja) * 1993-06-03 1999-04-05 株式会社東芝 半導体装置
US5686352A (en) * 1993-07-26 1997-11-11 Motorola Inc. Method for making a tab semiconductor device with self-aligning cavity and intrinsic standoff
JP2500785B2 (ja) * 1993-09-20 1996-05-29 日本電気株式会社 半導体パッケ―ジ用フィルムキャリアテ−プ及びこれを用いた半導体装置
US5994169A (en) * 1994-10-27 1999-11-30 Texas Instruments Incorporated Lead frame for integrated circuits and process of packaging
US20020151111A1 (en) * 1995-05-08 2002-10-17 Tessera, Inc. P-connection components with frangible leads and bus
US5719748A (en) * 1995-06-28 1998-02-17 Honeywell Inc. Semiconductor package with a bridge for chip area connection
JP2917868B2 (ja) * 1995-07-31 1999-07-12 日本電気株式会社 半導体装置およびその製造方法
MY119490A (en) * 1995-08-30 2005-06-30 Freescale Semiconductor Inc Feed-in apparatus in a rotary trim and form
JP2663928B2 (ja) * 1995-08-30 1997-10-15 日本電気株式会社 Tabテープ及びtabテープを用いた半導体装置
US5982025A (en) * 1996-05-30 1999-11-09 Nec Corporation Wire fixation structure
US5994222A (en) * 1996-06-24 1999-11-30 Tessera, Inc Method of making chip mountings and assemblies
US5717246A (en) 1996-07-29 1998-02-10 Micron Technology, Inc. Hybrid frame with lead-lock tape
JP3577913B2 (ja) * 1997-02-27 2004-10-20 セイコーエプソン株式会社 半導体装置、およびこれを具備する電子機器
US5982027A (en) * 1997-12-10 1999-11-09 Micron Technology, Inc. Integrated circuit interposer with power and ground planes
US6124150A (en) 1998-08-20 2000-09-26 Micron Technology, Inc. Transverse hybrid LOC package
US6662250B1 (en) * 2000-02-25 2003-12-09 Hewlett-Packard Development Company, L.P. Optimized routing strategy for multiple synchronous bus groups
US20040105244A1 (en) * 2002-08-06 2004-06-03 Ilyas Mohammed Lead assemblies with offset portions and microelectronic assemblies with leads having offset portions
JP4216270B2 (ja) * 2004-06-30 2009-01-28 三星エスディアイ株式会社 電子装置、薄膜トランジスタ構造体及びそれを備える平板ディスプレイ装置
DE102005009163B4 (de) * 2005-02-25 2013-08-14 Infineon Technologies Ag Halbleiterbauteil mit einem Halbleiterchip, der Signalkontaktflächen und Versorgungskontaktflächen aufweist, sowie Verfahren zur Herstellung des Halbleiterbauteils
JP2006284077A (ja) * 2005-03-31 2006-10-19 Kumamoto Technology & Industry Foundation 熱輻射反射炉
JP2009289969A (ja) * 2008-05-29 2009-12-10 Nec Electronics Corp リードフレーム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0092930A1 (fr) * 1982-04-26 1983-11-02 AMP INCORPORATED (a New Jersey corporation) Cadre de connexion comprenant des connexions fusibles

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3838984A (en) * 1973-04-16 1974-10-01 Sperry Rand Corp Flexible carrier and interconnect for uncased ic chips
US4288841A (en) * 1979-09-20 1981-09-08 Bell Telephone Laboratories, Incorporated Double cavity semiconductor chip carrier
US4496965A (en) * 1981-05-18 1985-01-29 Texas Instruments Incorporated Stacked interdigitated lead frame assembly
US4410905A (en) * 1981-08-14 1983-10-18 Amp Incorporated Power, ground and decoupling structure for chip carriers
US4417266A (en) * 1981-08-14 1983-11-22 Amp Incorporated Power and ground plane structure for chip carrier
US4680613A (en) * 1983-12-01 1987-07-14 Fairchild Semiconductor Corporation Low impedance package for integrated circuit die
US4734818A (en) * 1985-01-22 1988-03-29 Rogers Corporation Decoupling capacitor for surface mounted leadless chip carriers, surface mounted leaded chip carriers and Pin Grid Array packages
CA1246755A (fr) * 1985-03-30 1988-12-13 Akira Miyauchi Dispositif semiconducteur

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0092930A1 (fr) * 1982-04-26 1983-11-02 AMP INCORPORATED (a New Jersey corporation) Cadre de connexion comprenant des connexions fusibles

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN, vol. 6, no. 103 (E-112)[981], 12th June 1982; & JP-A-57 035 361 (NIPPON DENKI K.K.) 25-02-1982 *
PATENT ABSTRACTS OF JAPAN, vol. 8, no. 285 (E-287)[1722], 26th December 1984; & JP-A-59 152 656 (NIPPON DENKI K.K.) 31-08-1984 *
PATENT ABSTRACTS OF JAPAN, vol. 9, no. 99 (E-311)[1822], 27th April 1985; & JP-A-59 224 152 (NIHON DENKI AISHII MAIKON SYSTEM K.K.) 17-12-1984 *

Also Published As

Publication number Publication date
EP0299252A2 (fr) 1989-01-18
US4801999A (en) 1989-01-31
JPS6437032A (en) 1989-02-07
JPH07120687B2 (ja) 1995-12-20

Similar Documents

Publication Publication Date Title
EP0299252A3 (fr) Grille de connexion pour circuit intégré, comprenant des conducteurs de tension et de distribution à un dé de circuit intégré, utilisant le montage automatique sur bande à deux couches métalliques
EP0393206A4 (en) Image sensor and method of producing the same
GB2223135B (en) Electrically conductive adhesive tape
EP0101791A3 (fr) Circuit à plusieurs couches
MY117368A (en) A resistor and its manufacturing method
EP0368262A3 (fr) Substrat à conducteurs, bande de support, dispositif semi-conducteur utilisant la bande de support, et structure de montage comprenant le dispositif semi-conducteur
MY109101A (en) Thin type semiconductor device, module structure using the device and method of mounting the device on board
WO1990016079A3 (fr) Boitier a faible impedance
IE53953B1 (en) Packages for enclosing semiconductor elements
AU583423B2 (en) Semiconductor device free from the electrical shortage through a semiconductor layer and method for manufacturing same
EP0360485A3 (fr) Rangée de broches en forme de grille pour un paquet de circuits intégrés
EP0435633A3 (en) Electrically conductive layer for electrical devices
WO2000004584A3 (fr) Element semi-conducteur en format de puce et son procede de production
EP0435635A3 (en) Electrically conductive layer for electrical devices
GB2137807B (en) A semiconductor component and method of manufacture
EP0299768A3 (fr) Bande de support pour puces semi-conductrices
EP0149317A3 (fr) Recouvrement de circuits imprimés
DE3460837D1 (en) Process for producing an electrically conductive layer on a solid electrolyte surface, and electrically conductive layer
DE3276284D1 (en) Semiconductor integrated circuit comprising a semiconductor substrate and interconnecting layers
CA2095562A1 (fr) Resistance de dissipation d&#39;enegie des circuits d&#39;un defibrillateur interne
DE3681193D1 (de) Auf einem verbundhalbleitersubstrat gebildete logische integrierte schaltungsvorrichtung.
GB2197133B (en) A method for producing electrically conductive circuits on a base board
AU565240B2 (en) Electrical circuits formed on a substrate
EP0295082A3 (fr) Structure capacitive
AU588007B2 (en) Electrical connection for electronic circuits

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE ES FR GB GR IT LI LU NL SE

17P Request for examination filed

Effective date: 19891018

17Q First examination report despatched

Effective date: 19910527

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 19930527