EP0261369B1 - Integrated circuit for liquid crystal display - Google Patents

Integrated circuit for liquid crystal display Download PDF

Info

Publication number
EP0261369B1
EP0261369B1 EP87111555A EP87111555A EP0261369B1 EP 0261369 B1 EP0261369 B1 EP 0261369B1 EP 87111555 A EP87111555 A EP 87111555A EP 87111555 A EP87111555 A EP 87111555A EP 0261369 B1 EP0261369 B1 EP 0261369B1
Authority
EP
European Patent Office
Prior art keywords
pixel electrode
terminals
pixel
array
output terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP87111555A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0261369A1 (en
Inventor
Eiichi C/O Patent Division Munetsugu
Hirofumi Saita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP0261369A1 publication Critical patent/EP0261369A1/en
Application granted granted Critical
Publication of EP0261369B1 publication Critical patent/EP0261369B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes

Definitions

  • This invention relates to an integrated circuit for liquid crystal display, for driving a dot matrix type liquid crystal display and, more particularly, to an improvement in an arrangement of output terminals for outputting a plurality of pixel or picture element drive signals in a parallel fashion.
  • Prior art document GB-A-2 106 690 discloses a display apparatus such as a liquid crystal panel apparatus.
  • This liquid crystal display apparatus comprises a liquid crystal display device and an integrated circuit, i.e. a chip for driving the liquid crystal display device.
  • the pixel electrode terminals are arranged in a two-array scheme: A first array includes first terminals, and a second array includes second terminals. These two arrays are formed on opposite surfaces of the circuit board: The first array is provided on the upper surface, and the second array is arranged on the lower surface, thereof.
  • Such a display apparatus is defined in the first part of the unique Claim.
  • GB-A-2 138 615 describes a matrix display system which comprises display elements arranged in matrix form:
  • the pixel electrode terminals are arranged in a two-array scheme depending on whether the terminals are odd or even numbered as shown.
  • Prior art document DE-A1-25 32 421 describes a seven-segment type LCD device, i.e. a seven-pixel type LCD device.
  • the upper half pixels are connected to pixel electrode terminals which are positioned in an array on one side of a surface of a circuit board, and the lower half pixels are connected to pixel electrode terminals which are positioned in an array on the other side on the same surface of the circuit board.
  • Fig. 1 is a schematic illustration of a liquid crystal (LC) display apparatus.
  • reference numeral 51 designates a liquid crystal display device
  • 52 a semiconductor integrated circuit, for example, a large scale integration (LSI) for driving the LC display device
  • 53 a printed wiring board, i.e., printed wiring substrate.
  • the output signal terminals (are shown) of board 53 and the electrode terminals of LC display device are connected by conductive wires (not shown).
  • LSI 52 When an LC display device with picture elements (pixels) arrayed in a matrix fashion, called a dot matrix type LC display device, is used, LSI 52 is so constructed as to produce a plurality of pixel drive signals in a parallel fashion.
  • An array of external terminals of a conventional LSI is illustrated in Fig. 2.
  • reference numerals 61 designates a packages, P1 to P19 pixel drive output terminals for outputting the pixel drive signals, and Pc control terminals for control signal.
  • Output terminal P1 to P19 are numbered 1, 2, 3, ..., 19 in a direction, respectively.
  • the drive signals output from the output terminals P1 to P19 of LSI 52 are applied to those pixels of the pixel array of LC display device 51, which correspond to the output terminals P1 to P19 of LSI 52.
  • the LC display device 51 is comprised of a pair of transparent substrates, made of, for example, glass, a plurality of transparent electrodes for pixel drive, which are arrayed on the inner surfaces of the transparent substrates, liquid crystal filled in the space between the paired transparent substrates, and light directing boards laid on the outer surfaces of the transparent substrates.
  • the center portion of the transparent substrates constitutes a display section 71.
  • the extended portions of the transparent electrodes form a wiring section 72 and electrode terminal section 73.
  • the transparent electrodes constituting common electrodes in this example, five electrodes) extend in the horizontal direction of the substrates.
  • the transparent electrodes constituting segment electrodes are arrayed in the vertical direction of the substrates.
  • Electrode terminals 731 to 7320 are connected to the segment transparent electrodes, located at the ends of the substrates in the horizontal direction, and numbered 1, 2, 3, ..., 20 in the horizontal direction, respectively. These electrode terminals are grouped into array-portions. The array-portions are alternately arranged on both sides of the substrate. The terminals in each array-portion are successively arrayed in the order of the terminal numbers.
  • LC drive LSIs 52 with the external terminal array shown in Fig. 2 are used to drive dot matrix type LC display device 51 with the electrode terminal array shown in Fig. 3, the wiring pattern of the printed wiring board used for carrying the LSIs 52 is illustrated in Fig. 4.
  • the output signal terminals of printed wiring substrate 53 are located at the ends thereof in the horizontal direction, and grouped into array portions 82.
  • the output terminals of each LSI 52 for outputting pixel drive signals are connected to the corresponding array-portions of the output signal terminal of substrate 53, via printed wirings 81 for leading the drive signals.
  • array-portions 82 of substrate 53 are alternately located at both sides of the printed wiring board, and the order of the terminal numbers in each array-portion 82 is the same as that in the corresponding array-portion of the electrode terminals of LC display device 51. Consequently, the order of the terminal numbers of half of the output terminals of each LSI 52 is opposite to the order of the terminal numbers of the output terminals of printed wiring board 53. If those terminals oppositely arrayed are connected on the same surface of board 53, wirings 81 connecting the oppositely arrayed terminals cross with each other. In order to avoid this problem conventionally, the printed wirings are formed on both surfaces of printed wiring board 53, as shown in Fig. 4. The printed wires formed on the back surface are indicated by dotted lines. The wirings formed on both surfaces are connected via contact-hole 83.
  • Drive signals are applied, in time division manner, to the electrode terminals 731 to 7320 of LC display device 51.
  • the LC drive circuit (not shown) for generating the drive signal is mounted on printed wiring board 53.
  • the printed wirings (not shown) for supplying the drive signals, and their output signal terminals (not shown) are provided on printed wiring board 53.
  • LC display device 51 As shown in Fig. 3, the electrode terminals in each array-portion are successively arrayed in the order of terminal number in the horizontal direction of the display device. Therefore, as the number of electrode terminals is increased, the wiring portion 72 between electrode terminal section 73 and display section 71 occupies a large area on the chip. As a result, the ratio of the occupied area of display 71 in LC display device is reduced. The result is that the manufactured displayed image is unreadable, and the ineffective portion of the liquid crystal layer which does not contribute to the display, is increased.
  • this invention is directed to solving the problem arising from the fact that it is required that the numerous contact-holes are formed in the printed wiring board for the integrated circuit, and the problem that the display section of the dot matrix type LC display device is narrow.
  • An object of this invention is to provide an integrated circuit for liquid crystal (LC) display, in which a wide display section in the dot matrix type LC display device can be secured, with reduced manufacturing cost of the printed wiring board, and the improved reliability of wirings, and which realizes inexpensive and reliable LC display device of the dot matrix type.
  • LC liquid crystal
  • the output terminals for pixel drive signals for outputting in parallel a plurality of pixel drive signals, which are applied to the pixels arrayed in a direction in a liquid crystal display device of the dot matrix type, are grouped into two array-portions, an array-portion including odd numbered output terminals associated with the odd numbered pixels and an array-portion including even numbered output terminals associated with the even numbered pixels.
  • the odd numbered output terminals are arrayed such that the numbers thereof (odd numbers) are increased in a direction of the array of the odd numbered and even numbered output terminals.
  • the even numbered output terminals are arrayed such that the numbers thereof (even numbers) are decreased in the same direction of the array of the odd numbered and even numbered output terminals.
  • odd numbered output terminals are arrayed such that the numbers thereof (odd numbers) are decreased in a direction of the array of the odd numbered and even numbered output terminals.
  • even numbered output terminals are arrayed such that the numbers thereof (even numbers) are increased in the same direction of the array of the odd numbered and even numbered output terminals.
  • an array-portion of the odd numbered board terminals and an array-portion of the even numbered board terminals are separately located on the printed wiring board, in correspondence to the output terminal array-portions of the integrated circuit for LC display. Consequently, the integrated circuit output terminals can be connected to the board output terminals on one side of the board. This eliminates the need for the contact-hole connection of the printed wirings on both sides of the board. The result is to provide an inexpensive and reliable printed wiring board.
  • the transparent wirings for connecting the transparent electrodes with the electrode terminals may extend substantially in vertical direction of the display device and may have a minimum length. The result is to increase the area occupied by the transparent electrode wiring section in the LC display device and to provide an easy-to-see display.
  • the array interval between transparent electrode wirings, and hence the electrode terminal wiring interval may be as wide as the pixel wiring interval. This fact makes it easy to manufacture the LC display device, and provides an inexpensive LC display device.
  • reference numeral 11 designates a package, Pc control terminals, and P1 to P19 pixel drive output terminals for outputting in parallel the drive signals for driving the pixels or picture elements (not shown).
  • the odd numbered output terminals are arrayed in the order that the numbers assigned to these terminals increases in a direction of the array of the pixel drive output terminals.
  • the even numbered output terminals are arrayed in the order that the numbers assigned to these terminals decreases in the same direction of the array of the pixel drive output terminals.
  • the odd numbered output terminals are arrayed such that the numbers thereof (odd numbers) are increased in a direction of the array of the odd numbered and even numbered output terminals.
  • the even numbered output terminals are arrayed such that the numbers thereof (even numbers) are decreased in the same direction of the array of the odd numbered and even numbered output terminals.
  • odd numbered output terminals are arrayed such that the numbers thereof (odd numbers) are decreased in a direction of the array of the odd numbered and even numbered output terminals.
  • even numbered output terminals are arrayed such that the numbers thereof (even numbers) are increased in the same direction of the array of the odd numbered and even numbered output terminals.
  • the output terminal section for the pixel drive signal of the printed wiring board is electrically connected to the electrode terminal section of the dot matrix type LC display device by means of a conductive member (e.g. conductive rubber).
  • a conductive member e.g. conductive rubber
  • the array-portions of the odd and even numbered output terminals of LSI 10 can be connected to the array-portions 21 and 22 of even and odd numbered terminals of printing wiring board 20, which are alternately provided on both sides of board 20, on one surface of printed wiring board 20 via printed wirings 23 formed on the surface of board 20, without crossing of the printed wirings 23.
  • printed wiring board 20 can be manufactured more cheaper than the conventional wiring board of the type in which the printed wirings are formed on both sides of the board 20 and interconnected through the contact-holes. Further, the reliability of the formed wirings is high.
  • a liquid crystal drive circuit (not shown) for supplying drive signals to the LC display in a time division manner, the printed wirings (not shown) associated with the drive circuit, and signal terminals (not shown).
  • the output terminals of LSI 10 are reduced for simplicity of illustration.
  • the LC drive circuit and the LSI 10 are generally controlled by an MPU (microprocessor).
  • array-portions of the odd and even numbered pixel drive electrode terminals 33 in the axial direction are separately arrayed on both sides of the transparent substrate.
  • the wirings of the transparent electrode wiring section 32 located between the odd numbered transparent electrodes, on one hand, and the odd numbered electrode terminals, on the other hand, and the wirings of the transparent electrode wiring section 32 located between the even numbered transparent electrodes, on one hand, and the even numbered electrode terminals, on the other hand can be formed in vertical direction of the display device, which minimizes the length of the wiring.
  • the area occupied by the wiring section 32 in the horizontal direction of the transparent substrate is reduced and, consequently, the occupied area of display section 31 is increased.
  • an easy-to-see display can be provided.
  • the wiring pattern of transparent electrode wiring section 32 extends in the vertical direction, the intervals each between the wirings, and hence the intervals each between the electrode terminals can be set to be large enough to absorb the tolerances of parts which are needed for assembling the LC display device and the printed wiring board.
  • the basic arrangement of the LC device is equivalent to that of the conventional display device, and hence no further explanation will be given.
  • the configuration to realize the LSI for LC display according to this invention may be realized in various ways.
  • One of the examples is to modify the layout of the plurality of pixel drive circuits on the LSI chip.
  • a relationship of the output terminals of the drive circuit with the pixel drive signal output pads may be selected by a matrix circuit.
  • reference numeral 40 designates the display data RAM section to and from which the liquid display data is written into and read out.
  • Reference numeral 41 designates an address decoder for selecting an address.
  • Reference numeral 42 represents an address counter for inputting an address signal to address decoder 41.
  • An interface circuit 43 receives address data and the write data, which are supplied from an external MPU (microprocessor), and supplies them as the inputs to address counter 42 and as the write data to RAM 40.
  • a latch circuit section 44 latches the data (the data of a plurality of bits corresponding to the pixels to be displayed) from RAM section 40.
  • a pixel drive circuit section 45 receives the latch data from latch circuit section 44, and outputs a plurality of pixel drive signals for driving the respective pixels to be displayed.
  • the plurality of pixel drive signals are output at the output terminals for the plurality of pixel drive signals via the pixel drive output pads.
  • Address counter 42 responds to the start address of the display data from the external MPU, and executes its count operation in synchronism with the input clock signal, and designates a predetermined address area in a scanning manner.
  • Address decoder 41 includes a first decoder system and a second decoder system. The first decoder system receives the address signal from address counter 42, and executes the ordinary decode operation so that the input address signal coincide with the address of RAM section 40.
  • the second decoder system functions as follows. The relationship between the address input and the address of RAM section 40 is changed, and a decoding is made so as to make the address select of RAM section 40. The data read out from RAM section 40 appears at the plurality of the pixel drive output terminal via latch circuit section 44 and pixel drive circuit section 45. In such a case, the second decoder system functions so that its output terminal array is equivalent to the odd numbered output terminal array and the even numbered output terminal array as mentioned.
  • Means for selecting the two systems is provided in order to selectively use the two decoder systems, depending on, for example, as to whether a fuse circuit formed on the chip is burned out or not. Alternatively, another means may be provided which selects the two decoder systems, depending on the level of the control voltage applied to the integrated circuit external terminal (control terminal).
  • drive signals to be supplied to the common electrode terminals of the LC display device may be generated by the LC drive circuit.
  • This circuit function may be contained in the LC display LSI.
  • the output terminals of the LSI may be changed from a mode in which the output terminals are grouped into two array-portions to a mode in which both the odd and even numbered output terminals are alternately located, by controlling the logic level of a control signal supplied to a control terminal of the LSI.
  • the LC display integrated circuit is not limited to the packaged device with the pixel drive output terminal array as used in the above-mentioned embodiments, but may be the integrated circuit chip having a pixel drive output pad array like the above pixel output terminal array.
  • this invention can be applied to not only the LC display device, but also other display device which is of dot matrix type.
  • the manufacturing cost of the printed wiring board can be reduced, and additionally the reliability of the formed wiring can be improved. Further, the increased ratio of the board area occupied by the display section provides an easy-to-see display.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
EP87111555A 1986-08-13 1987-08-10 Integrated circuit for liquid crystal display Expired - Lifetime EP0261369B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP190119/86 1986-08-13
JP61190119A JP2713887B2 (ja) 1986-08-13 1986-08-13 液晶表示装置

Publications (2)

Publication Number Publication Date
EP0261369A1 EP0261369A1 (en) 1988-03-30
EP0261369B1 true EP0261369B1 (en) 1995-10-11

Family

ID=16252702

Family Applications (1)

Application Number Title Priority Date Filing Date
EP87111555A Expired - Lifetime EP0261369B1 (en) 1986-08-13 1987-08-10 Integrated circuit for liquid crystal display

Country Status (4)

Country Link
EP (1) EP0261369B1 (ja)
JP (1) JP2713887B2 (ja)
KR (1) KR900004438B1 (ja)
DE (1) DE3751560T2 (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2776357B2 (ja) * 1996-01-31 1998-07-16 日本電気株式会社 液晶表示装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5752088A (en) * 1980-09-12 1982-03-27 Tokyo Shibaura Electric Co Display unit
JPS5849987A (ja) * 1981-09-19 1983-03-24 シャープ株式会社 表示駆動方式
JPS5852685A (ja) * 1981-09-24 1983-03-28 シャープ株式会社 表示装置
JPH07118794B2 (ja) * 1983-03-16 1995-12-18 シチズン時計株式会社 表示装置

Also Published As

Publication number Publication date
KR880003277A (ko) 1988-05-16
DE3751560D1 (de) 1995-11-16
JP2713887B2 (ja) 1998-02-16
JPS6346491A (ja) 1988-02-27
KR900004438B1 (ko) 1990-06-25
EP0261369A1 (en) 1988-03-30
DE3751560T2 (de) 1996-05-30

Similar Documents

Publication Publication Date Title
EP0079063A2 (en) Thermal printing head
US6532055B2 (en) Liquid crystal display, and method for transferring its signal, and liquid crystal panel
KR930005378B1 (ko) 액정표시용 집적회로 및 액정표시장치
KR0145435B1 (ko) 정보기기용 모듈 및 그에 이용된 커넥터
US5012389A (en) Board wiring pattern for a high density memory module
US6707440B2 (en) Semiconductor device
US5260698A (en) Integrated circuit for liquid crystal display
EP0261369B1 (en) Integrated circuit for liquid crystal display
KR19980080706A (ko) 디스플레이 장치
KR100665184B1 (ko) 반도체 칩, 상기 칩이 실장된 테이프 캐리어 패키지 및상기 테이프 캐리어 패키지를 포함하는 액정표시장치
US20030058398A1 (en) Display apparatus characterized by wiring structure
JP2008309825A (ja) 液晶表示装置
JP2760846B2 (ja) 液晶表示装置
KR20020074376A (ko) 반도체 집적 회로
KR19990088410A (ko) 반도체장치
JP2776051B2 (ja) 半導体装置
JPH11337966A (ja) 半導体装置
KR19990011781A (ko) 액정표시장치의 접지 배선 구조 및 방법
JPH0535219A (ja) 多ビツト駆動半導体装置およびデイスプレイ駆動用半導体装置
US6803908B2 (en) Semiconductor integrated circuit
JP2599809B2 (ja) 表示装置
JPS6258316B2 (ja)
JP2838176B2 (ja) 画像装置
KR19990024712A (ko) 액정표시장치 하판 글래스의 배선구조
JPH11126792A (ja) フェースダウン用多出力ドライバの電極位置，フェースダウン用ｉｃの電極位置，配線基板およびディスプレイモジュール

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19870907

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19900904

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3751560

Country of ref document: DE

Date of ref document: 19951116

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19970801

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19970811

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19970818

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980810

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19980810

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990601

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

APAH Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNO