DE69934388D1 - Einstellbare Leistungstreiberschaltung und zugehöriges Einstellungsverfahren - Google Patents

Einstellbare Leistungstreiberschaltung und zugehöriges Einstellungsverfahren

Info

Publication number
DE69934388D1
DE69934388D1 DE69934388T DE69934388T DE69934388D1 DE 69934388 D1 DE69934388 D1 DE 69934388D1 DE 69934388 T DE69934388 T DE 69934388T DE 69934388 T DE69934388 T DE 69934388T DE 69934388 D1 DE69934388 D1 DE 69934388D1
Authority
DE
Germany
Prior art keywords
driver circuit
adjustment method
power driver
adjustable power
associated adjustment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69934388T
Other languages
English (en)
Other versions
DE69934388T2 (de
Inventor
Steffen Loeffler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Qimonda AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qimonda AG filed Critical Qimonda AG
Publication of DE69934388D1 publication Critical patent/DE69934388D1/de
Application granted granted Critical
Publication of DE69934388T2 publication Critical patent/DE69934388T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
DE69934388T 1998-12-17 1999-10-28 Einstellbare Leistungstreiberschaltung und zugehöriges Einstellungsverfahren Expired - Lifetime DE69934388T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US215607 1998-12-17
US09/215,607 US6177810B1 (en) 1998-12-17 1998-12-17 Adjustable strength driver circuit and method of adjustment

Publications (2)

Publication Number Publication Date
DE69934388D1 true DE69934388D1 (de) 2007-01-25
DE69934388T2 DE69934388T2 (de) 2007-09-27

Family

ID=22803669

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69934388T Expired - Lifetime DE69934388T2 (de) 1998-12-17 1999-10-28 Einstellbare Leistungstreiberschaltung und zugehöriges Einstellungsverfahren

Country Status (7)

Country Link
US (1) US6177810B1 (de)
EP (1) EP1014581B1 (de)
JP (1) JP4478267B2 (de)
KR (1) KR100582911B1 (de)
CN (1) CN1160733C (de)
DE (1) DE69934388T2 (de)
TW (1) TW465183B (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6292049B1 (en) * 2000-03-24 2001-09-18 Advanced Micro Devices, Inc. Circuit and method for reducing voltage oscillations on a digital integrated circuit
KR100721188B1 (ko) * 2001-05-15 2007-05-23 주식회사 하이닉스반도체 반도체 소자의 데이터 출력 드라이버
US6424186B1 (en) 2001-05-25 2002-07-23 Advanced Micro Devices, Inc. Circuit for dynamic signal drive strength compensation
US6583659B1 (en) 2002-02-08 2003-06-24 Pericom Semiconductor Corp. Reduced clock-skew in a multi-output clock driver by selective shorting together of clock pre-outputs
ITRM20030029A1 (it) * 2003-01-27 2004-07-28 Micron Technology Inc Regolazione di "robustezza" per buffer di uscita di circuiti elettronici.
EP1625662A1 (de) * 2003-05-12 2006-02-15 Koninklijke Philips Electronics N.V. Pufferschaltung
US7173450B2 (en) * 2004-06-01 2007-02-06 Hewlett-Packard Development Company, L.P. Bus controller
JP4537145B2 (ja) * 2004-07-30 2010-09-01 富士通株式会社 インタフェイス回路及びその構成方法
US7299435B2 (en) * 2005-01-18 2007-11-20 Lsi Corporation Frequency dependent timing margin
US7389194B2 (en) 2005-07-06 2008-06-17 Rambus Inc. Driver calibration methods and circuits
KR100650845B1 (ko) * 2005-12-27 2006-11-28 주식회사 하이닉스반도체 소비 전력을 감소시키는 버퍼 제어 회로와, 이를 포함하는메모리 모듈용 반도체 메모리 장치 및 그 제어 동작 방법
KR100656456B1 (ko) * 2005-12-27 2006-12-11 주식회사 하이닉스반도체 반도체 메모리의 온 다이 터미네이션 장치 및 방법
JP4282713B2 (ja) * 2006-11-28 2009-06-24 エルピーダメモリ株式会社 キャリブレーション回路を有する半導体装置及びキャリブレーション方法
KR20090056721A (ko) * 2007-11-30 2009-06-03 삼성전자주식회사 전자장치 및 그 제어방법
KR101044507B1 (ko) * 2009-06-29 2011-06-27 주식회사 하이닉스반도체 메모리 칩 패키지 장치
KR102612003B1 (ko) * 2016-07-11 2023-12-08 삼성전자주식회사 솔리드 스테이트 드라이브 장치 및 이를 포함하는 저장 시스템
CN111726108A (zh) * 2019-03-18 2020-09-29 澜起科技股份有限公司 一种延迟电路、时钟控制电路以及控制方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0793562B2 (ja) * 1987-07-27 1995-10-09 日本電気アイシーマイコンシステム株式会社 出力バッファ回路
US4855623A (en) * 1987-11-05 1989-08-08 Texas Instruments Incorporated Output buffer having programmable drive current
JPH03147418A (ja) * 1989-11-02 1991-06-24 Hitachi Ltd 半導体集積回路，半導体メモリ及びマイクロプロセツサ
US5089722A (en) * 1990-04-02 1992-02-18 Motorola, Inc. High speed output buffer circuit with overlap current control
US5153450A (en) * 1991-07-16 1992-10-06 Samsung Semiconductor, Inc. Programmable output drive circuit
JP3201652B2 (ja) 1992-06-25 2001-08-27 松下電工株式会社 スクリーン印刷
US5268597A (en) 1992-08-19 1993-12-07 Hyundai Electronics America Output buffer circuit with noise reduction circuit
US5444402A (en) * 1993-01-29 1995-08-22 Advanced Micro Devices Variable strength clock signal driver and method of manufacturing the same
US5331220A (en) * 1993-02-12 1994-07-19 Xilinx, Inc. Soft wakeup output buffer
JP3444448B2 (ja) 1994-12-21 2003-09-08 川崎マイクロエレクトロニクス株式会社 集積回路
US5568062A (en) * 1995-07-14 1996-10-22 Kaplinsky; Cecil H. Low noise tri-state output buffer
US5717343A (en) 1996-07-23 1998-02-10 Pericom Semiconductor Corp. High-drive CMOS output buffer with noise supression using pulsed drivers and neighbor-sensing
US5732027A (en) * 1996-12-30 1998-03-24 Cypress Semiconductor Corporation Memory having selectable output strength
US5943263A (en) * 1997-01-08 1999-08-24 Micron Technology, Inc. Apparatus and method for programming voltage protection in a non-volatile memory system
JPH1132523A (ja) 1997-07-17 1999-02-09 Kubota Corp 移植機の動力伝動装置

Also Published As

Publication number Publication date
TW465183B (en) 2001-11-21
EP1014581A1 (de) 2000-06-28
KR20000048169A (ko) 2000-07-25
CN1160733C (zh) 2004-08-04
JP2000183722A (ja) 2000-06-30
DE69934388T2 (de) 2007-09-27
KR100582911B1 (ko) 2006-05-24
US6177810B1 (en) 2001-01-23
CN1259743A (zh) 2000-07-12
EP1014581B1 (de) 2006-12-13
JP4478267B2 (ja) 2010-06-09

Similar Documents

Publication Publication Date Title
DE69713391T2 (de) Treiberschaltung und betriebsverfahren
DE69934671D1 (de) Verstellbare fahrzeugaufhängung
DE69934388D1 (de) Einstellbare Leistungstreiberschaltung und zugehöriges Einstellungsverfahren
DE50000979D1 (de) Lenkvorrichtung und lenkverfahren
DE69912017D1 (de) Peripheriegerät und Steuerverfahren dafür
DE69935470D1 (de) Multimode-Funkverfahren und Vorrichtung
DE69926493D1 (de) Kühleinrichtung und kühlverfahren
EP1105224A4 (de) Einstellbares gerät zum reinigen von rohren
DE59906732D1 (de) Verstellmechanismus
DE69904731T2 (de) Feinzerkleinerer und feinzerkleinerungsverfahren
DE69502071D1 (de) Einstellbare Verzögerungsschaltung
DE69911848D1 (de) Bilderzeugungsgerät und Bildherstellungsverfahren
DE69940862D1 (de) Kühlvorrichtung und Steuerungsverfahren
DE69832364D1 (de) Therapiegerät und entsprechendes Herstellungsverfahren
DE69700950D1 (de) Verstellbare arbeitsbühne
DE60040920D1 (de) Leistungssteuerungsverfahren und funksystem
ATE344722T1 (de) Kompakter umspritzapparat und umspritzmethode
DE69913359D1 (de) Einstellungssteuerungsystem und -verfahren
BR9708846A (pt) Dispositivo de regulação
DE69718122D1 (de) Verstärkungsregelungsschaltung und Verstärkungsregelungsverfahren
DE69910502D1 (de) Druckverfahren und Vorrichtung
DE60015381D1 (de) Cdma-modulationsverfahren und zugehörige vorrichtung
DE59908028D1 (de) Zeitgabevorrichtung und zeitgabeverfahren
DK0811338T3 (da) Indstillingsindretning
DE69727863D1 (de) Multifunktionelles Gerät und Steuerverfahren dafür

Legal Events

Date Code Title Description
8364 No opposition during term of opposition