DE69926308T2 - Zeitschaltung die einen Taktbaum als eine Verzögerungsanordnung verwendet - Google Patents

Zeitschaltung die einen Taktbaum als eine Verzögerungsanordnung verwendet Download PDF

Info

Publication number
DE69926308T2
DE69926308T2 DE69926308T DE69926308T DE69926308T2 DE 69926308 T2 DE69926308 T2 DE 69926308T2 DE 69926308 T DE69926308 T DE 69926308T DE 69926308 T DE69926308 T DE 69926308T DE 69926308 T2 DE69926308 T2 DE 69926308T2
Authority
DE
Germany
Prior art keywords
clock tree
output signals
clock
signal
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69926308T
Other languages
German (de)
English (en)
Other versions
DE69926308D1 (de
Inventor
Allen C. Brown
Damir Smitlener
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Agilent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc filed Critical Agilent Technologies Inc
Application granted granted Critical
Publication of DE69926308D1 publication Critical patent/DE69926308D1/de
Publication of DE69926308T2 publication Critical patent/DE69926308T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Pulse Circuits (AREA)
DE69926308T 1998-06-03 1999-05-18 Zeitschaltung die einen Taktbaum als eine Verzögerungsanordnung verwendet Expired - Fee Related DE69926308T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/090,678 US6114877A (en) 1998-06-03 1998-06-03 Timing circuit utilizing a clock tree as a delay device
US90678 1998-06-03

Publications (2)

Publication Number Publication Date
DE69926308D1 DE69926308D1 (de) 2005-09-01
DE69926308T2 true DE69926308T2 (de) 2006-05-24

Family

ID=22223815

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69926308T Expired - Fee Related DE69926308T2 (de) 1998-06-03 1999-05-18 Zeitschaltung die einen Taktbaum als eine Verzögerungsanordnung verwendet

Country Status (5)

Country Link
US (1) US6114877A (https=)
EP (1) EP0962851B1 (https=)
JP (1) JP2000188535A (https=)
DE (1) DE69926308T2 (https=)
SG (1) SG77219A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1214788B1 (de) 1999-09-22 2003-03-26 Siemens Aktiengesellschaft Integrierter schaltkreis mit zumindest zwei taktsystemen
US6513149B1 (en) * 2000-03-31 2003-01-28 International Business Machines Corporation Routing balanced clock signals
US6933757B1 (en) * 2002-10-31 2005-08-23 Cypress Semiconductor Corporation Timing method and apparatus for integrated circuit device
US7581131B1 (en) * 2005-05-09 2009-08-25 National Semiconductor Corporation Method and system for balancing clock trees in a multi-voltage synchronous digital environment
US7486130B2 (en) * 2005-12-14 2009-02-03 Ember Corporation Clock skew compensation
US7479819B2 (en) * 2006-12-14 2009-01-20 International Business Machines Corporation Clock distribution network, structure, and method for providing balanced loading in integrated circuit clock trees
US20080229266A1 (en) * 2006-12-14 2008-09-18 International Business Machines Corporation Design Structure for a Clock Distribution Network, Structure, and Method for Providing Balanced Loading in Integrated Circuit Clock Trees
US20080229265A1 (en) * 2006-12-14 2008-09-18 International Business Machines Corporation Design Structure for a Clock Distribution Network, Structure, and Method for Providing Balanced Loading in Integrated Circuit Clock Trees
JP2009140999A (ja) * 2007-12-04 2009-06-25 Toshiba Corp 半導体集積回路
US8181140B2 (en) * 2009-11-09 2012-05-15 Xilinx, Inc. T-coil network design for improved bandwidth and electrostatic discharge immunity

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5023893A (en) * 1988-10-17 1991-06-11 Advanced Micro Devices, Inc. Two phase non-overlapping clock counter circuit to be used in an integrated circuit
JPH0824143B2 (ja) * 1989-02-08 1996-03-06 株式会社東芝 集積回路の配置配線方式
US5124571A (en) * 1991-03-29 1992-06-23 International Business Machines Corporation Data processing system having four phase clocks generated separately on each processor chip
US5430397A (en) * 1993-01-27 1995-07-04 Hitachi, Ltd. Intra-LSI clock distribution circuit
JP2959372B2 (ja) * 1993-12-03 1999-10-06 日本電気株式会社 クロック生成回路
US5638542A (en) * 1993-12-29 1997-06-10 Intel Corporation Low power non-overlap two phase complementary clock unit using synchronous delay line
US5517147A (en) * 1994-11-17 1996-05-14 Unisys Corporation Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits
US5635857A (en) * 1994-12-08 1997-06-03 Unisys Corporation IC chip using a common multiplexor logic element for performing logic operations
US5617047A (en) * 1995-06-06 1997-04-01 International Business Machines Corporation Reset and pulse width control circuits for high-performance multi-port memories and register files
US5717229A (en) * 1996-03-26 1998-02-10 Intel Corporation Method and apparatus for routing a clock tree in an integrated circuit package

Also Published As

Publication number Publication date
JP2000188535A (ja) 2000-07-04
EP0962851B1 (en) 2005-07-27
SG77219A1 (en) 2000-12-19
EP0962851A2 (en) 1999-12-08
US6114877A (en) 2000-09-05
DE69926308D1 (de) 2005-09-01
EP0962851A3 (en) 2002-01-16

Similar Documents

Publication Publication Date Title
DE69420667T2 (de) Als Zeilenwahlabtaster verwendbares Schieberegister für eine Flüssigkristallanzeigevorrichtung
DE69033309T2 (de) Takterzeugungsschaltung
DE69924486T2 (de) Spezielle schnittstellenarchitektur für eine hybride schaltung
DE60222055T2 (de) Taktverteilung mit niedriger Latenz
DE69317213T2 (de) Ausgangspufferschaltungen
DE69430165T2 (de) Verriegelungsschaltungsgesteuerter Ausgangstreiber
DE69327443T2 (de) Multiplexer, an dessen Eingang mehrere identische Signale verschiedener Phasenlage anliegen
DE69926308T2 (de) Zeitschaltung die einen Taktbaum als eine Verzögerungsanordnung verwendet
DE2353253A1 (de) Taktgeber und verfahren zur taktignalerzeugung in einem datenverarbeitungssystem
DE3727035C2 (https=)
DE69811795T2 (de) Integrierte Schaltung zur Taktsignalversorgung und Verfahren zu ihrer Herstellung
DE60101169T2 (de) Logikschaltkreis mit Pipeline-Struktur
DE2846957C2 (https=)
DE10130123B4 (de) Verzögerungsregelkreis zur Erzeugung komplementärer Taktsignale
DE69910942T2 (de) Typ D Master-Slave Kippschaltung
DE19741915A1 (de) Zwischenspeicheroptimierung in Hardware-Logikemulations-Systemen
DE69614763T2 (de) Schaltung für schnellen Synchronzähler
DE3543471C1 (de) In integrierter Technik hergestellter Baustein zur Erstellung integrierter Schaltungen
DE4324138B4 (de) CMOS-Drei-Zustands-Pufferschaltung
DE10164839B4 (de) Ringoszillator
DE19612701A1 (de) Variable Verzögerungsschaltung
DE10149584B4 (de) Verzögerungsregelkreis
DE102004001030B4 (de) Verschachtelte Hochauflösungsverzögerungskette
DE102004010405B4 (de) Frequenzteilerschaltung mit steuerbarem Frequenzteilerverhältnis und Verfahren zur Frequenzteilung in einer Frequenzteilerschaltung
DE3314655A1 (de) Cmos-pufferverstaerker

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: AVAGO TECHNOLOGIES GENERAL IP ( SINGAPORE) PTE. LT

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee