SG77219A1 - Timing circuit utilizing a clock tree as a delay device - Google Patents
Timing circuit utilizing a clock tree as a delay deviceInfo
- Publication number
- SG77219A1 SG77219A1 SG1999000337A SG1999000337A SG77219A1 SG 77219 A1 SG77219 A1 SG 77219A1 SG 1999000337 A SG1999000337 A SG 1999000337A SG 1999000337 A SG1999000337 A SG 1999000337A SG 77219 A1 SG77219 A1 SG 77219A1
- Authority
- SG
- Singapore
- Prior art keywords
- timing circuit
- delay device
- clock tree
- circuit utilizing
- utilizing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/090,678 US6114877A (en) | 1998-06-03 | 1998-06-03 | Timing circuit utilizing a clock tree as a delay device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG77219A1 true SG77219A1 (en) | 2000-12-19 |
Family
ID=22223815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG1999000337A SG77219A1 (en) | 1998-06-03 | 1999-02-03 | Timing circuit utilizing a clock tree as a delay device |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6114877A (https=) |
| EP (1) | EP0962851B1 (https=) |
| JP (1) | JP2000188535A (https=) |
| DE (1) | DE69926308T2 (https=) |
| SG (1) | SG77219A1 (https=) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1214788B1 (de) | 1999-09-22 | 2003-03-26 | Siemens Aktiengesellschaft | Integrierter schaltkreis mit zumindest zwei taktsystemen |
| US6513149B1 (en) * | 2000-03-31 | 2003-01-28 | International Business Machines Corporation | Routing balanced clock signals |
| US6933757B1 (en) * | 2002-10-31 | 2005-08-23 | Cypress Semiconductor Corporation | Timing method and apparatus for integrated circuit device |
| US7581131B1 (en) * | 2005-05-09 | 2009-08-25 | National Semiconductor Corporation | Method and system for balancing clock trees in a multi-voltage synchronous digital environment |
| US7486130B2 (en) * | 2005-12-14 | 2009-02-03 | Ember Corporation | Clock skew compensation |
| US7479819B2 (en) * | 2006-12-14 | 2009-01-20 | International Business Machines Corporation | Clock distribution network, structure, and method for providing balanced loading in integrated circuit clock trees |
| US20080229266A1 (en) * | 2006-12-14 | 2008-09-18 | International Business Machines Corporation | Design Structure for a Clock Distribution Network, Structure, and Method for Providing Balanced Loading in Integrated Circuit Clock Trees |
| US20080229265A1 (en) * | 2006-12-14 | 2008-09-18 | International Business Machines Corporation | Design Structure for a Clock Distribution Network, Structure, and Method for Providing Balanced Loading in Integrated Circuit Clock Trees |
| JP2009140999A (ja) * | 2007-12-04 | 2009-06-25 | Toshiba Corp | 半導体集積回路 |
| US8181140B2 (en) * | 2009-11-09 | 2012-05-15 | Xilinx, Inc. | T-coil network design for improved bandwidth and electrostatic discharge immunity |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5023893A (en) * | 1988-10-17 | 1991-06-11 | Advanced Micro Devices, Inc. | Two phase non-overlapping clock counter circuit to be used in an integrated circuit |
| JPH0824143B2 (ja) * | 1989-02-08 | 1996-03-06 | 株式会社東芝 | 集積回路の配置配線方式 |
| US5124571A (en) * | 1991-03-29 | 1992-06-23 | International Business Machines Corporation | Data processing system having four phase clocks generated separately on each processor chip |
| US5430397A (en) * | 1993-01-27 | 1995-07-04 | Hitachi, Ltd. | Intra-LSI clock distribution circuit |
| JP2959372B2 (ja) * | 1993-12-03 | 1999-10-06 | 日本電気株式会社 | クロック生成回路 |
| US5638542A (en) * | 1993-12-29 | 1997-06-10 | Intel Corporation | Low power non-overlap two phase complementary clock unit using synchronous delay line |
| US5517147A (en) * | 1994-11-17 | 1996-05-14 | Unisys Corporation | Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits |
| US5635857A (en) * | 1994-12-08 | 1997-06-03 | Unisys Corporation | IC chip using a common multiplexor logic element for performing logic operations |
| US5617047A (en) * | 1995-06-06 | 1997-04-01 | International Business Machines Corporation | Reset and pulse width control circuits for high-performance multi-port memories and register files |
| US5717229A (en) * | 1996-03-26 | 1998-02-10 | Intel Corporation | Method and apparatus for routing a clock tree in an integrated circuit package |
-
1998
- 1998-06-03 US US09/090,678 patent/US6114877A/en not_active Expired - Fee Related
-
1999
- 1999-02-03 SG SG1999000337A patent/SG77219A1/en unknown
- 1999-05-18 DE DE69926308T patent/DE69926308T2/de not_active Expired - Fee Related
- 1999-05-18 EP EP99303850A patent/EP0962851B1/en not_active Expired - Lifetime
- 1999-05-19 JP JP11138419A patent/JP2000188535A/ja not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| JP2000188535A (ja) | 2000-07-04 |
| EP0962851B1 (en) | 2005-07-27 |
| DE69926308T2 (de) | 2006-05-24 |
| EP0962851A2 (en) | 1999-12-08 |
| US6114877A (en) | 2000-09-05 |
| DE69926308D1 (de) | 2005-09-01 |
| EP0962851A3 (en) | 2002-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1147498A4 (en) | TIME | |
| TW537555U (en) | Circuit simulating a diode | |
| DE69917879D1 (de) | Zeitmessvorrichtung | |
| IL135642A0 (en) | Timing circuit | |
| FR2767982B1 (fr) | Circuit a retard variable | |
| AU2001238394A1 (en) | Uniform clock timing circuit | |
| SG77219A1 (en) | Timing circuit utilizing a clock tree as a delay device | |
| GB2339484B (en) | Electronic timepiece | |
| EP1126336A4 (en) | ELECTRONIC WATCH | |
| EP0903649A4 (en) | ELECTRONIC CLOCK | |
| GB2327161B (en) | Timing circuit | |
| GB9417270D0 (en) | Timing circuit | |
| EP1225489A4 (en) | ELECTRONIC HOURLY APPARATUS | |
| EP1014233A4 (en) | ELECTRONIC CLOCK | |
| EP1223482A4 (en) | ELECTRONIC CLOCK | |
| GB2358490B (en) | A clock | |
| GB2324174B (en) | Timing device | |
| GB9816703D0 (en) | Timing circuit | |
| GB0002682D0 (en) | A clock | |
| SG74622A1 (en) | Clock recovery circuit | |
| FR2772216B1 (fr) | Circuit de temporisation | |
| GB9721847D0 (en) | Timing circuit | |
| AU138340S (en) | A clock | |
| GB2328527B (en) | A timing device | |
| GB9918571D0 (en) | Tothbrushing timing device |