DE69907787D1 - Prozessor mit Haltepunktschaltung - Google Patents

Prozessor mit Haltepunktschaltung

Info

Publication number
DE69907787D1
DE69907787D1 DE69907787T DE69907787T DE69907787D1 DE 69907787 D1 DE69907787 D1 DE 69907787D1 DE 69907787 T DE69907787 T DE 69907787T DE 69907787 T DE69907787 T DE 69907787T DE 69907787 D1 DE69907787 D1 DE 69907787D1
Authority
DE
Germany
Prior art keywords
processing unit
data processing
data link
comparison
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69907787T
Other languages
English (en)
Inventor
David Alan Edwards
Glenn Ashley Farral
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Ltd Great Britain
Original Assignee
STMicroelectronics Ltd Great Britain
SGS Thomson Microelectronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Ltd Great Britain, SGS Thomson Microelectronics Ltd filed Critical STMicroelectronics Ltd Great Britain
Application granted granted Critical
Publication of DE69907787D1 publication Critical patent/DE69907787D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • G06F11/348Circuit details, i.e. tracer hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Microcomputers (AREA)
DE69907787T 1998-03-13 1999-03-11 Prozessor mit Haltepunktschaltung Expired - Lifetime DE69907787D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB9805485.1A GB9805485D0 (en) 1998-03-13 1998-03-13 Microcomputer

Publications (1)

Publication Number Publication Date
DE69907787D1 true DE69907787D1 (de) 2003-06-18

Family

ID=10828574

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69907787T Expired - Lifetime DE69907787D1 (de) 1998-03-13 1999-03-11 Prozessor mit Haltepunktschaltung

Country Status (5)

Country Link
US (1) US6378064B1 (de)
EP (1) EP0942372B1 (de)
JP (1) JPH11338734A (de)
DE (1) DE69907787D1 (de)
GB (1) GB9805485D0 (de)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9805479D0 (en) * 1998-03-13 1998-05-13 Sgs Thomson Microelectronics Microcomputer
AU763141B2 (en) * 1999-04-19 2003-07-17 Motorola Australia Pty Ltd A method of detecting illegal sequences of code execution
US6539502B1 (en) * 1999-11-08 2003-03-25 International Business Machines Corporation Method and apparatus for identifying instructions for performance monitoring in a microprocessor
JP3796111B2 (ja) * 2000-11-10 2006-07-12 株式会社ルネサステクノロジ データプロセッサ
US7937691B2 (en) * 2003-09-30 2011-05-03 International Business Machines Corporation Method and apparatus for counting execution of specific instructions and accesses to specific data locations
US20050071611A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus for counting data accesses and instruction executions that exceed a threshold
US20050071609A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus to autonomically take an exception on specified instructions
US7373637B2 (en) * 2003-09-30 2008-05-13 International Business Machines Corporation Method and apparatus for counting instruction and memory location ranges
US20050071821A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus to autonomically select instructions for selective counting
US20050071612A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus for generating interrupts upon execution of marked instructions and upon access to marked memory locations
US20050071816A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus to autonomically count instruction execution for applications
US20050071516A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus to autonomically profile applications
US20050071610A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus for debug support for individual instructions and memory locations
US20050071608A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus for selectively counting instructions and data accesses
US7395527B2 (en) * 2003-09-30 2008-07-01 International Business Machines Corporation Method and apparatus for counting instruction execution and data accesses
US8381037B2 (en) * 2003-10-09 2013-02-19 International Business Machines Corporation Method and system for autonomic execution path selection in an application
US7421681B2 (en) * 2003-10-09 2008-09-02 International Business Machines Corporation Method and system for autonomic monitoring of semaphore operation in an application
US20050086455A1 (en) * 2003-10-16 2005-04-21 International Business Machines Corporation Method and apparatus for generating interrupts for specific types of instructions
US7415705B2 (en) 2004-01-14 2008-08-19 International Business Machines Corporation Autonomic method and apparatus for hardware assist for patching code
US7526757B2 (en) * 2004-01-14 2009-04-28 International Business Machines Corporation Method and apparatus for maintaining performance monitoring structures in a page table for use in monitoring performance of a computer program
US7197586B2 (en) * 2004-01-14 2007-03-27 International Business Machines Corporation Method and system for recording events of an interrupt using pre-interrupt handler and post-interrupt handler
US7895382B2 (en) * 2004-01-14 2011-02-22 International Business Machines Corporation Method and apparatus for qualifying collection of performance monitoring events by types of interrupt when interrupt occurs
US7082486B2 (en) * 2004-01-14 2006-07-25 International Business Machines Corporation Method and apparatus for counting interrupts by type
US7421684B2 (en) 2004-03-22 2008-09-02 International Business Machines Corporation Method and apparatus for autonomic test case feedback using hardware assistance for data coverage
FR2870955B1 (fr) * 2004-05-26 2006-08-11 Temento Systems Debogueur d'un circuit electronique fabrique a partir d'un programme en langage de description de materiel
US20060277435A1 (en) * 2005-06-07 2006-12-07 Pedersen Frode M Mechanism for storing and extracting trace information using internal memory in microcontrollers
JP2006352706A (ja) * 2005-06-17 2006-12-28 Hitachi Ltd マイクロプロセッサ、ネットワークシステム及び通信方法
US7904887B2 (en) * 2006-02-16 2011-03-08 International Business Machines Corporation Learning and cache management in software defined contexts
US8032791B2 (en) * 2009-07-07 2011-10-04 International Business Machines Corporation Diagnosis of and response to failure at reset in a data processing system
WO2011005890A2 (en) * 2009-07-07 2011-01-13 Kuity Corp. A hardware command filter matrix integrated circuit with restricted command enforcement capability
US20110167496A1 (en) * 2009-07-07 2011-07-07 Kuity Corp. Enhanced hardware command filter matrix integrated circuit
TWI504197B (zh) * 2012-07-03 2015-10-11 Aten Int Co Ltd 遠端管理方法及使用該方法之遠端管理裝置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54100634A (en) * 1978-01-26 1979-08-08 Toshiba Corp Computer
JPH0695875A (ja) * 1991-01-09 1994-04-08 Mitsubishi Electric Corp マイクロコンピュータのメモリアクセス方法
JP2773471B2 (ja) * 1991-07-24 1998-07-09 日本電気株式会社 情報処理装置
US5353419A (en) * 1992-01-09 1994-10-04 Trustees Of The University Of Pennsylvania Memory-side driven anticipatory instruction transfer interface with processor-side instruction selection
JP3203401B2 (ja) * 1993-05-21 2001-08-27 三菱電機株式会社 データ処理装置
US5717909A (en) * 1995-05-26 1998-02-10 National Semiconductor Corporation Code breakpoint decoder
DE69626282T2 (de) * 1995-06-01 2004-04-08 Fujitsu Ltd., Kawasaki Programmierbare vorrichtung und verfahren zum befehlsauffang
DE69712587T2 (de) 1996-10-31 2003-01-09 Sgs Thomson Microelectronics Mikrorechner mit Zugriff auf einen externen Speicher
US6175814B1 (en) * 1997-11-26 2001-01-16 Compaq Computer Corporation Apparatus for determining the instantaneous average number of instructions processed

Also Published As

Publication number Publication date
US6378064B1 (en) 2002-04-23
EP0942372B1 (de) 2003-05-14
JPH11338734A (ja) 1999-12-10
GB9805485D0 (en) 1998-05-13
EP0942372A1 (de) 1999-09-15

Similar Documents

Publication Publication Date Title
DE69907787D1 (de) Prozessor mit Haltepunktschaltung
EP0787321B1 (de) Datenverarbeitungsschaltungen und -schnittstellen
US5053949A (en) No-chip debug peripheral which uses externally provided instructions to control a core processing unit
DE69728632D1 (de) Einzelne Schrittausführung von Prozessor- und Teilsystempipelines während der Fehlersuche in einem Datenverarbeitungssystem
EP0510241A2 (de) Ausbaubarer- und abbaubarer Rechner
KR970012203A (ko) 트레이스 함수와 그에 따른 방법을 실행하기 위한 데이타 처리 시스템
HK1079316A1 (en) On-die mechanism for high-reliability processor
KR970076247A (ko) 데이타 처리 시스템내의 레지스터 액세스 방법 및 장치
GB9118071D0 (en) Progress in memory integrated circuit
EP1369787A3 (de) Prozessor, Informationsverarbeitungsgerät, Kompiliervorrichtung, und Kompilierverfahren mittels dieses Prozessors
US4349872A (en) Interrupt control system
SE9704476D0 (sv) Enhanced instruction decoding
KR960008543A (ko) 프로그램 가능한 메모리 억세스 인터페이스형을 갖는 집적 회로 마이크로 프로세서와 이에 관련된 방법
US5163145A (en) Circuit for determining between a first or second type CPU at reset by examining upper M bits of initial memory reference
US20050044452A1 (en) Program processing device
EP0348240A3 (de) Mit einer Paritätsteuerungseinheit auf demselben Chip bestückter Mikroprozessor
JP3003782B2 (ja) 開発支援装置
KR940001268B1 (ko) 가변길이의 각 명령에 대하여 지시된 미정의 어드레싱의 감사기능을 가지는 데이타 프로세서
JP2001092661A (ja) データ処理装置
EP0378242B1 (de) Integrierte Schaltung mit einer Austestumgebung
EP0849672A3 (de) Nichtintrusive Kodehaltepunkte in einem Prozessorbefehlsausführungspipeline
JPS57164347A (en) Undefined instruction detector for one chip microcomputer
JPH0330917Y2 (de)
US20030163674A1 (en) Data processing apparatus, processor unit and debugging unit
KR100469387B1 (ko) 롬액세스회로

Legal Events

Date Code Title Description
8332 No legal effect for de