SE9704476D0 - Enhanced instruction decoding - Google Patents

Enhanced instruction decoding

Info

Publication number
SE9704476D0
SE9704476D0 SE9704476A SE9704476A SE9704476D0 SE 9704476 D0 SE9704476 D0 SE 9704476D0 SE 9704476 A SE9704476 A SE 9704476A SE 9704476 A SE9704476 A SE 9704476A SE 9704476 D0 SE9704476 D0 SE 9704476D0
Authority
SE
Sweden
Prior art keywords
decoding
program
instruction
pipelining
units
Prior art date
Application number
SE9704476A
Other languages
English (en)
Other versions
SE9704476L (sv
Inventor
Dan Halvarsson
Tomas Jonsson
Per Holmberg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9704476A priority Critical patent/SE9704476L/sv
Publication of SE9704476D0 publication Critical patent/SE9704476D0/sv
Priority to EP98959354A priority patent/EP1034473B1/en
Priority to PCT/SE1998/002210 priority patent/WO1999028818A2/en
Priority to AU15172/99A priority patent/AU1517299A/en
Publication of SE9704476L publication Critical patent/SE9704476L/sv
Priority to US09/580,499 priority patent/US6499100B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/382—Pipelined decoding, e.g. using predecoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
SE9704476A 1997-12-02 1997-12-02 Utökad instruktionsavkodning SE9704476L (sv)

Priority Applications (5)

Application Number Priority Date Filing Date Title
SE9704476A SE9704476L (sv) 1997-12-02 1997-12-02 Utökad instruktionsavkodning
EP98959354A EP1034473B1 (en) 1997-12-02 1998-12-02 Enhanced instruction decoding
PCT/SE1998/002210 WO1999028818A2 (en) 1997-12-02 1998-12-02 Enhanced instruction decoding
AU15172/99A AU1517299A (en) 1997-12-02 1998-12-02 Enhanced instruction decoding
US09/580,499 US6499100B1 (en) 1997-12-02 2000-05-30 Enhanced instruction decoding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9704476A SE9704476L (sv) 1997-12-02 1997-12-02 Utökad instruktionsavkodning

Publications (2)

Publication Number Publication Date
SE9704476D0 true SE9704476D0 (sv) 1997-12-02
SE9704476L SE9704476L (sv) 1999-06-23

Family

ID=20409222

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9704476A SE9704476L (sv) 1997-12-02 1997-12-02 Utökad instruktionsavkodning

Country Status (5)

Country Link
US (1) US6499100B1 (sv)
EP (1) EP1034473B1 (sv)
AU (1) AU1517299A (sv)
SE (1) SE9704476L (sv)
WO (1) WO1999028818A2 (sv)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE9704476L (sv) 1997-12-02 1999-06-23 Ericsson Telefon Ab L M Utökad instruktionsavkodning
US9448796B2 (en) 2012-06-15 2016-09-20 International Business Machines Corporation Restricted instructions in transactional execution
US9317460B2 (en) 2012-06-15 2016-04-19 International Business Machines Corporation Program event recording within a transactional environment
US9348642B2 (en) 2012-06-15 2016-05-24 International Business Machines Corporation Transaction begin/end instructions
US10437602B2 (en) 2012-06-15 2019-10-08 International Business Machines Corporation Program interruption filtering in transactional execution
US9336046B2 (en) 2012-06-15 2016-05-10 International Business Machines Corporation Transaction abort processing
US9772854B2 (en) 2012-06-15 2017-09-26 International Business Machines Corporation Selectively controlling instruction execution in transactional processing
US9442737B2 (en) 2012-06-15 2016-09-13 International Business Machines Corporation Restricting processing within a processor to facilitate transaction completion
US9361115B2 (en) 2012-06-15 2016-06-07 International Business Machines Corporation Saving/restoring selected registers in transactional processing
US8682877B2 (en) 2012-06-15 2014-03-25 International Business Machines Corporation Constrained transaction execution
US8688661B2 (en) 2012-06-15 2014-04-01 International Business Machines Corporation Transactional processing
US9740549B2 (en) 2012-06-15 2017-08-22 International Business Machines Corporation Facilitating transaction completion subsequent to repeated aborts of the transaction
US9384004B2 (en) 2012-06-15 2016-07-05 International Business Machines Corporation Randomized testing within transactional execution
US9367323B2 (en) * 2012-06-15 2016-06-14 International Business Machines Corporation Processor assist facility
US9436477B2 (en) * 2012-06-15 2016-09-06 International Business Machines Corporation Transaction abort instruction
US20130339680A1 (en) 2012-06-15 2013-12-19 International Business Machines Corporation Nontransactional store instruction
US20140244932A1 (en) * 2013-02-27 2014-08-28 Advanced Micro Devices, Inc. Method and apparatus for caching and indexing victim pre-decode information

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU530137B2 (en) * 1978-09-11 1983-07-07 K.K. Toshiba Information processor
US4791559A (en) 1985-12-16 1988-12-13 Sperry Corporation High-speed instruction control for vector processors with remapping
US5243705A (en) * 1989-12-11 1993-09-07 Mitsubishi Denki K.K. System for rapid return of exceptional processing during sequence operation instruction execution
IT1245982B (it) 1990-09-13 1994-11-07 Sgs Thomson Microelectronics Codificazione dell'insieme di istruzioni di warren
US5586277A (en) 1994-03-01 1996-12-17 Intel Corporation Method for parallel steering of fixed length fields containing a variable length instruction from an instruction buffer to parallel decoders
US5758116A (en) 1994-09-30 1998-05-26 Intel Corporation Instruction length decoder for generating output length indicia to identity boundaries between variable length instructions
JP3310525B2 (ja) * 1995-06-01 2002-08-05 ビー・イー・テクノロジー株式会社 デジタルデータ処理装置
US5819056A (en) 1995-10-06 1998-10-06 Advanced Micro Devices, Inc. Instruction buffer organization method and system
US5740392A (en) * 1995-12-27 1998-04-14 Intel Corporation Method and apparatus for fast decoding of 00H and OFH mapped instructions
GB2329495B (en) * 1996-06-10 2000-09-20 Lsi Logic Corp An apparatus and method for detecting and decompressing instructions from a variable-length compressed instruction set
US5845099A (en) 1996-06-28 1998-12-01 Intel Corporation Length detecting unit for parallel processing of variable sequential instructions
US5764971A (en) * 1996-12-11 1998-06-09 Industrial Technology Research Institute Method and apparatus for implementing precise interrupts in a pipelined data processing system
SE9704476L (sv) 1997-12-02 1999-06-23 Ericsson Telefon Ab L M Utökad instruktionsavkodning

Also Published As

Publication number Publication date
EP1034473B1 (en) 2012-06-13
WO1999028818A3 (en) 1999-09-16
WO1999028818A2 (en) 1999-06-10
US6499100B1 (en) 2002-12-24
AU1517299A (en) 1999-06-16
SE9704476L (sv) 1999-06-23
EP1034473A2 (en) 2000-09-13

Similar Documents

Publication Publication Date Title
SE9704476D0 (sv) Enhanced instruction decoding
US6681280B1 (en) Interrupt control apparatus and method separately holding respective operation information of a processor preceding a normal or a break interrupt
US8554535B2 (en) Instruction-set architecture simulation techniques using just in time compilation
EP0375364A3 (en) Data processor with zero execution clock count for one or both of branch and compare instructions
US20050289321A1 (en) Microprocessor architecture having extendible logic
KR920001321A (ko) 고속 프로세서에서의 브랜치 처리 방법 및 장치
EP0849674A3 (en) Microcontroller provided with support for debugging
KR101799764B1 (ko) 다중 명령 세트로부터의 명령 디코딩
EP0849671A3 (en) A method for utilizing a multi-word instruction register during debugging of a data processing system
KR910012910A (ko) 저소비 전력 반도체 집적회로장치 및 마이크로 프로세서
DE69728632D1 (de) Einzelne Schrittausführung von Prozessor- und Teilsystempipelines während der Fehlersuche in einem Datenverarbeitungssystem
WO1999026132A3 (en) Processor configured to generate lookahead results from collapsed moves, compares and simple arithmetic instructions
JP2003510682A5 (sv)
DE69907787D1 (de) Prozessor mit Haltepunktschaltung
JP2000112758A (ja) 投機的実行中に発生する例外を遅延させるシステム及び方法
KR960008543A (ko) 프로그램 가능한 메모리 억세스 인터페이스형을 갖는 집적 회로 마이크로 프로세서와 이에 관련된 방법
KR950009474A (ko) 디지탈신호처리프로세서 및 그것에 관한 컨디션코드를 갱신하지 않는 조건을 갖는 데이타조작방법
US6654877B1 (en) System and method for selectively executing computer code
US5226127A (en) Method and apparatus providing for conditional execution speed-up in a computer system through substitution of a null instruction for a synchronization instruction under predetermined conditions
WO2000070446A3 (en) Method and apparatus for loose register encoding within a pipelined processor
WO2003014918A1 (fr) Appareil et procede de traitement d'informations
JPS57105070A (en) Control system of register interference
EP1177499B1 (en) Processor and method of executing instructions from several instruction sources
GB2230119A (en) Conditional execution speed-up on synchronizing instructions
TW355770B (en) Program execution method and device using the same

Legal Events

Date Code Title Description
NAV Patent application has lapsed