DE69900916T2 - Prozessorbrücke mit registern für verschiedenen daten - Google Patents

Prozessorbrücke mit registern für verschiedenen daten

Info

Publication number
DE69900916T2
DE69900916T2 DE69900916T DE69900916T DE69900916T2 DE 69900916 T2 DE69900916 T2 DE 69900916T2 DE 69900916 T DE69900916 T DE 69900916T DE 69900916 T DE69900916 T DE 69900916T DE 69900916 T2 DE69900916 T2 DE 69900916T2
Authority
DE
Germany
Prior art keywords
data
dissimilar
processing
processing sets
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69900916T
Other languages
English (en)
Other versions
DE69900916D1 (de
Inventor
Stephen Rowlinson
A Oyelakin
J Williams
J Garnett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of DE69900916D1 publication Critical patent/DE69900916D1/de
Publication of DE69900916T2 publication Critical patent/DE69900916T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1683—Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845—Systems in which the redundancy can be transformed in increased performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
DE69900916T 1998-06-15 1999-06-03 Prozessorbrücke mit registern für verschiedenen daten Expired - Fee Related DE69900916T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/097,467 US6138198A (en) 1998-06-15 1998-06-15 Processor bridge with dissimilar data registers which is operable to disregard data differences for dissimilar data write accesses
US09/097,486 US6260159B1 (en) 1998-06-15 1998-06-15 Tracking memory page modification in a bridge for a multi-processor system
PCT/US1999/012430 WO1999066403A1 (en) 1998-06-15 1999-06-03 Processor bridge with dissimilar data registers

Publications (2)

Publication Number Publication Date
DE69900916D1 DE69900916D1 (de) 2002-03-28
DE69900916T2 true DE69900916T2 (de) 2002-08-29

Family

ID=38829267

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69900916T Expired - Fee Related DE69900916T2 (de) 1998-06-15 1999-06-03 Prozessorbrücke mit registern für verschiedenen daten
DE69900947T Expired - Fee Related DE69900947T2 (de) 1998-06-15 1999-06-03 RüCKVERFOLGUNG VON SPEICHERSEITENMODIFIKATION IN EINER BRÜCKE FÜR EIN MEHRPROZESSORSYSTEM

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69900947T Expired - Fee Related DE69900947T2 (de) 1998-06-15 1999-06-03 RüCKVERFOLGUNG VON SPEICHERSEITENMODIFIKATION IN EINER BRÜCKE FÜR EIN MEHRPROZESSORSYSTEM

Country Status (6)

Country Link
US (2) US6260159B1 (de)
EP (2) EP1090349B1 (de)
JP (2) JP2002518735A (de)
AT (2) ATE213850T1 (de)
DE (2) DE69900916T2 (de)
WO (2) WO1999066403A1 (de)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6587961B1 (en) * 1998-06-15 2003-07-01 Sun Microsystems, Inc. Multi-processor system bridge with controlled access
US7197589B1 (en) * 1999-05-21 2007-03-27 Silicon Graphics, Inc. System and method for providing access to a bus
WO2000077652A2 (de) 1999-06-10 2000-12-21 Pact Informationstechnologie Gmbh Sequenz-partitionierung auf zellstrukturen
US6708244B2 (en) * 1999-07-22 2004-03-16 Cypress Semiconductor Corp. Optimized I2O messaging unit
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6691257B1 (en) * 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6802022B1 (en) 2000-04-14 2004-10-05 Stratus Technologies Bermuda Ltd. Maintenance of consistent, redundant mass storage images
US6901481B2 (en) * 2000-04-14 2005-05-31 Stratus Technologies Bermuda Ltd. Method and apparatus for storing transactional information in persistent memory
US6658519B1 (en) * 2000-07-28 2003-12-02 International Business Machines Corporation Bus bridge with embedded input/output (I/O) and transaction tracing capabilities
US6636919B1 (en) * 2000-10-16 2003-10-21 Motorola, Inc. Method for host protection during hot swap in a bridged, pipelined network
GB2369692B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Processor state reintegration
GB2369691B (en) * 2000-11-29 2003-06-04 Sun Microsystems Inc Control logic for memory modification tracking
GB2369690B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Enhanced protection for memory modification tracking
GB2369693B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Protection for memory modification tracking
GB2369694B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Efficient memory modification tracking
US6886171B2 (en) * 2001-02-20 2005-04-26 Stratus Technologies Bermuda Ltd. Caching for I/O virtual address translation and validation using device drivers
US6766413B2 (en) 2001-03-01 2004-07-20 Stratus Technologies Bermuda Ltd. Systems and methods for caching with file-level granularity
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US9411532B2 (en) * 2001-09-07 2016-08-09 Pact Xpp Technologies Ag Methods and systems for transferring data between a processing device and external devices
EP1249744A1 (de) * 2001-08-23 2002-10-16 Siemens Aktiengesellschaft Verfahren zum Herstellen konsistenter Speicherinhalte in redundanten Systemen
US6934888B2 (en) * 2002-03-07 2005-08-23 International Business Machines Corporation Method and apparatus for enhancing input/output error analysis in hardware sub-systems
US6976191B2 (en) * 2002-03-07 2005-12-13 International Business Machines Corporation Method and apparatus for analyzing hardware errors in a logical partitioned data processing system
GB2391335B (en) * 2002-03-19 2005-01-12 Sun Microsystems Inc Computer system
GB2399913B (en) * 2002-03-19 2004-12-15 Sun Microsystems Inc Fault tolerant computer system
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
JP2004046455A (ja) * 2002-07-10 2004-02-12 Nec Corp 情報処理装置
JP3774826B2 (ja) * 2002-07-11 2006-05-17 日本電気株式会社 情報処理装置
US7096306B2 (en) * 2002-07-31 2006-08-22 Hewlett-Packard Development Company, L.P. Distributed system with cross-connect interconnect transaction aliasing
DE102004001819A1 (de) * 2004-01-07 2005-08-04 Siemens Ag Redundante Rechnerkonfiguration
JP2006178636A (ja) * 2004-12-21 2006-07-06 Nec Corp フォールトトレラントコンピュータ、およびその制御方法
JP2006178616A (ja) * 2004-12-21 2006-07-06 Nec Corp フォールトトレラントシステム、これで用いる制御装置、動作方法、及び動作プログラム
US7669073B2 (en) * 2005-08-19 2010-02-23 Stratus Technologies Bermuda Ltd. Systems and methods for split mode operation of fault-tolerant computer systems
US7673199B2 (en) * 2006-02-03 2010-03-02 Teradyne, Inc. Multi-stream interface for parallel test processing
WO2007135490A1 (en) * 2006-05-24 2007-11-29 Freescale Semiconductor, Inc. Method and system for storing data from a plurality of processors
JP5028304B2 (ja) * 2008-03-11 2012-09-19 株式会社日立製作所 仮想計算機システム及びその制御方法
US7430584B1 (en) * 2008-03-12 2008-09-30 Gene Fein Data forwarding storage
US7636759B1 (en) * 2008-09-29 2009-12-22 Gene Fein Rotating encryption in data forwarding storage
US7636761B1 (en) * 2008-09-29 2009-12-22 Gene Fein Measurement in data forwarding storage
US8458285B2 (en) * 2008-03-20 2013-06-04 Post Dahl Co. Limited Liability Company Redundant data forwarding storage
US7599997B1 (en) 2008-08-01 2009-10-06 Gene Fein Multi-homed data forwarding storage
US9203928B2 (en) 2008-03-20 2015-12-01 Callahan Cellular L.L.C. Data storage and retrieval
US7877456B2 (en) * 2008-04-08 2011-01-25 Post Dahl Co. Limited Liability Company Data file forwarding storage and search
US8386585B2 (en) * 2008-04-25 2013-02-26 Tajitshu Transfer Limited Liability Company Real-time communications over data forwarding framework
US8452844B2 (en) * 2008-05-07 2013-05-28 Tajitshu Transfer Limited Liability Company Deletion in data file forwarding framework
JP5455901B2 (ja) * 2008-06-02 2014-03-26 株式会社東芝 ディジタル処理型監視装置
US8370446B2 (en) 2008-07-10 2013-02-05 Tajitshu Transfer Limited Liability Company Advertisement forwarding storage and retrieval network
US8599678B2 (en) 2008-07-10 2013-12-03 Tajitshu Transfer Limited Liability Company Media delivery in data forwarding storage network
US8478823B2 (en) * 2008-09-29 2013-07-02 Tajitshu Transfer Limited Liability Company Selective data forwarding storage
US8352635B2 (en) 2008-09-29 2013-01-08 Tajitshu Transfer Limited Liability Company Geolocation assisted data forwarding storage
WO2010116402A1 (ja) * 2009-03-30 2010-10-14 富士通株式会社 情報処理装置
CN102628921B (zh) * 2012-03-01 2014-12-03 华为技术有限公司 一种集成电路及对集成电路中总线状态进行监控的方法
CN103793190A (zh) * 2014-02-07 2014-05-14 北京京东方视讯科技有限公司 一种信息显示方法、信息显示装置及显示设备
CN113740851B (zh) * 2021-09-07 2023-06-13 电子科技大学 一种分时复用单ddr的sar成像数据处理系统

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503535A (en) * 1982-06-30 1985-03-05 Intel Corporation Apparatus for recovery from failures in a multiprocessing system
EP0306211A3 (de) * 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronisiertes Doppelrechnersystem
US4916704A (en) * 1987-09-04 1990-04-10 Digital Equipment Corporation Interface of non-fault tolerant components to fault tolerant system
US5551035A (en) * 1989-06-30 1996-08-27 Lucent Technologies Inc. Method and apparatus for inter-object communication in an object-oriented program controlled system
DE69028821D1 (de) 1989-08-01 1996-11-14 Digital Equipment Corp Massenspeicherübertragung während der Neusynchronisierung
US5301283A (en) * 1992-04-16 1994-04-05 Digital Equipment Corporation Dynamic arbitration for system bus control in multiprocessor data processing system
US5412788A (en) * 1992-04-16 1995-05-02 Digital Equipment Corporation Memory bank management and arbitration in multiprocessor computer system
GB2268817B (en) * 1992-07-17 1996-05-01 Integrated Micro Products Ltd A fault-tolerant computer system
US5838894A (en) 1992-12-17 1998-11-17 Tandem Computers Incorporated Logical, fail-functional, dual central processor units formed from three processor units
US5347559A (en) * 1992-12-30 1994-09-13 Digital Equipment Corporation Apparatus and method of data transfer between systems using different clocks
US5809340A (en) * 1993-04-30 1998-09-15 Packard Bell Nec Adaptively generating timing signals for access to various memory devices based on stored profiles
US6311286B1 (en) * 1993-04-30 2001-10-30 Nec Corporation Symmetric multiprocessing system with unified environment and distributed system functions
DE69435090T2 (de) * 1993-12-01 2009-06-10 Marathon Technologies Corp., Stow Rechnersystem mit Steuereinheiten und Rechnerelementen
US5586253A (en) * 1994-12-15 1996-12-17 Stratus Computer Method and apparatus for validating I/O addresses in a fault-tolerant computer system
EP0727728A1 (de) * 1995-02-15 1996-08-21 International Business Machines Corporation Leistungssteuerung eines Computersystems
WO1996029652A1 (en) * 1995-03-22 1996-09-26 Ast Research, Inc. Rule-based dram controller
TW320701B (de) * 1996-05-16 1997-11-21 Resilience Corp
US5915082A (en) * 1996-06-07 1999-06-22 Lockheed Martin Corporation Error detection and fault isolation for lockstep processor systems
US5844856A (en) * 1996-06-19 1998-12-01 Cirrus Logic, Inc. Dual port memories and systems and methods using the same
US5953742A (en) 1996-07-01 1999-09-14 Sun Microsystems, Inc. Memory management in fault tolerant computer systems utilizing a first and second recording mechanism and a reintegration mechanism
US6148348A (en) * 1998-06-15 2000-11-14 Sun Microsystems, Inc. Bridge interfacing two processing sets operating in a lockstep mode and having a posted write buffer storing write operations upon detection of a lockstep error
US6173351B1 (en) * 1998-06-15 2001-01-09 Sun Microsystems, Inc. Multi-processor system bridge

Also Published As

Publication number Publication date
JP2002518735A (ja) 2002-06-25
ATE213850T1 (de) 2002-03-15
EP1086424A1 (de) 2001-03-28
JP2002518734A (ja) 2002-06-25
DE69900947T2 (de) 2002-09-12
WO1999066403A1 (en) 1999-12-23
EP1090349A1 (de) 2001-04-11
EP1086424B1 (de) 2002-02-27
EP1090349B1 (de) 2002-02-20
DE69900947D1 (de) 2002-04-04
DE69900916D1 (de) 2002-03-28
ATE213554T1 (de) 2002-03-15
WO1999066402A1 (en) 1999-12-23
US6138198A (en) 2000-10-24
US6260159B1 (en) 2001-07-10

Similar Documents

Publication Publication Date Title
DE69900916T2 (de) Prozessorbrücke mit registern für verschiedenen daten
EP0384620B1 (de) Hochleistungsspeichersystem
KR900002435B1 (ko) 디지탈 콘트롤러
ATE216097T1 (de) Prozessorbrücke mit nachschreibspüffer
DE69903630T2 (de) Mehrprozessorsystembrücke
KR970012203A (ko) 트레이스 함수와 그에 따른 방법을 실행하기 위한 데이타 처리 시스템
US5335333A (en) Guess mechanism for faster address calculation in a pipelined microprocessor
KR910012962A (ko) Dma제어기
KR910001514A (ko) 마이크로 프로세서 리세트 회로 및 방법과 컴퓨터 시스템
ATE213553T1 (de) Prozessorbrücke mit zugriff zum verschiedenen daten
KR960018958A (ko) 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치
SU1368889A1 (ru) Периферийный процессор дл обработки сигналов
SU1619290A1 (ru) Устройство обмена данными
SU1697083A2 (ru) Устройство обмена данными
JPH01121965A (ja) マイクロプロセッサ
SU1695381A1 (ru) Запоминающее устройство
KR950015097A (ko) 공유메모리를 이용한 이중 프로세서시스템
RU2001128460A (ru) Устройство для управления получением оценки качества знаний в системе дистанционного обучения
JPH023822A (ja) データ処理装置
JPH01126759A (ja) 主記憶装置のインターロック方式
JPS6257048A (ja) 分散型プロセツサシステム
JPS63196968A (ja) 入出力制御装置
KR910012941A (ko) 듀얼포트를 이용한 프로세서간 통신방식
JPS61141038A (ja) マイクロプログラム制御処理装置
JPS6014335A (ja) 情報処理装置

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee