DE69810769T2 - Verfahren und vorrichtung zur verbindung eines prozessors mit einer anwendungsspezifischen integrierten schaltung (asic) - Google Patents

Verfahren und vorrichtung zur verbindung eines prozessors mit einer anwendungsspezifischen integrierten schaltung (asic)

Info

Publication number
DE69810769T2
DE69810769T2 DE69810769T DE69810769T DE69810769T2 DE 69810769 T2 DE69810769 T2 DE 69810769T2 DE 69810769 T DE69810769 T DE 69810769T DE 69810769 T DE69810769 T DE 69810769T DE 69810769 T2 DE69810769 T2 DE 69810769T2
Authority
DE
Germany
Prior art keywords
processor
asic
application
integrated circuit
specific integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69810769T
Other languages
English (en)
Other versions
DE69810769D1 (de
Inventor
Olli Piirainen
Aki Happonen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Oyj
Original Assignee
Nokia Oyj
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Oyj filed Critical Nokia Oyj
Publication of DE69810769D1 publication Critical patent/DE69810769D1/de
Application granted granted Critical
Publication of DE69810769T2 publication Critical patent/DE69810769T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
DE69810769T 1997-05-15 1998-05-12 Verfahren und vorrichtung zur verbindung eines prozessors mit einer anwendungsspezifischen integrierten schaltung (asic) Expired - Lifetime DE69810769T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI972091A FI105727B (fi) 1997-05-15 1997-05-15 Menetelmä ja järjestely prosessorin liittämiseksi ASIC-piiriin
PCT/FI1998/000402 WO1998052123A2 (en) 1997-05-15 1998-05-12 Method and arrangement for connecting processor to asic

Publications (2)

Publication Number Publication Date
DE69810769D1 DE69810769D1 (de) 2003-02-20
DE69810769T2 true DE69810769T2 (de) 2003-09-25

Family

ID=8548861

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69810769T Expired - Lifetime DE69810769T2 (de) 1997-05-15 1998-05-12 Verfahren und vorrichtung zur verbindung eines prozessors mit einer anwendungsspezifischen integrierten schaltung (asic)

Country Status (10)

Country Link
US (1) US6654844B1 (de)
EP (1) EP0988603B1 (de)
JP (1) JP2001526810A (de)
CN (1) CN1256769A (de)
AT (1) ATE231256T1 (de)
AU (1) AU736765B2 (de)
DE (1) DE69810769T2 (de)
FI (1) FI105727B (de)
NO (1) NO995556L (de)
WO (1) WO1998052123A2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002518729A (ja) 1998-06-17 2002-06-25 ノキア ネットワークス オサケ ユキチュア 異なるクロックレートで動作する装置を接続するインターフェイス装置及びインターフェイスの動作方法
US6789153B1 (en) * 2001-02-20 2004-09-07 Lsi Logic Corporation Bridge for coupling digital signal processor to on-chip bus as slave

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0340901A3 (de) * 1988-03-23 1992-12-30 Du Pont Pixel Systems Limited Zugriffsystem für Speicher mit doppelter Anschlussstelle
GB2217064A (en) 1988-03-23 1989-10-18 Benchmark Technologies Interfacing asynchronous processors
US5335338A (en) 1991-05-31 1994-08-02 Micro Solutions, Inc. General purpose parallel port interface
US5255375A (en) * 1992-01-10 1993-10-19 Digital Equipment Corporation High performance interface between an asynchronous bus and one or more processors or the like
US5339395A (en) 1992-09-17 1994-08-16 Delco Electronics Corporation Interface circuit for interfacing a peripheral device with a microprocessor operating in either a synchronous or an asynchronous mode
US5325491A (en) * 1993-04-13 1994-06-28 International Business Machines Corporation Method and apparatus for extending a computer bus
US5428623A (en) * 1993-07-01 1995-06-27 Tandem Computers Incorporated Scannable interface to nonscannable microprocessor
US5758107A (en) * 1994-02-14 1998-05-26 Motorola Inc. System for offloading external bus by coupling peripheral device to data processor through interface logic that emulate the characteristics of the external bus
US5680594A (en) 1995-05-24 1997-10-21 Eastman Kodak Company Asic bus interface having a master state machine and a plurality of synchronizing state machines for controlling subsystems operating at different clock frequencies
US5987590A (en) * 1996-04-02 1999-11-16 Texas Instruments Incorporated PC circuits, systems and methods

Also Published As

Publication number Publication date
EP0988603A2 (de) 2000-03-29
US6654844B1 (en) 2003-11-25
FI972091A (fi) 1998-11-16
NO995556D0 (no) 1999-11-12
AU7433898A (en) 1998-12-08
EP0988603B1 (de) 2003-01-15
DE69810769D1 (de) 2003-02-20
WO1998052123A3 (en) 1999-02-04
CN1256769A (zh) 2000-06-14
NO995556L (no) 1999-11-12
ATE231256T1 (de) 2003-02-15
FI972091A0 (fi) 1997-05-15
JP2001526810A (ja) 2001-12-18
AU736765B2 (en) 2001-08-02
WO1998052123A2 (en) 1998-11-19
FI105727B (fi) 2000-09-29

Similar Documents

Publication Publication Date Title
ATE91545T1 (de) Vorrichtung und verfahren zur eichung eines fuehlersystems.
EP0840196A3 (de) Schaltungsanordnung zur Umschaltung zwischen Taktquellen in einem Datenverarbeitungssystem
DE69109185T2 (de) Signalverarbeitungsschaltung für Giergeschwindigkeitssensor.
EP0909031A3 (de) Synchrone Verzögerungsschaltung
DE69711781T2 (de) Vorrichtung zum Erzeugen von Eingangsdaten für einen Interpolator
ATE322774T1 (de) Synchrones digitales übertragungssystem
DE68920089D1 (de) Schaltung zur Verarbeitung eines sich zeitlich ändernden Signals.
DE69810769T2 (de) Verfahren und vorrichtung zur verbindung eines prozessors mit einer anwendungsspezifischen integrierten schaltung (asic)
EP0829963A3 (de) Taktschema
DE68917113D1 (de) Datenverarbeitungsvorrichtung für ein elektronisches Musikinstrument.
DE19881770D2 (de) Einheit und Verfahren zum Transformieren und Sichtbarmachen von akustischen Signalen
ATE447210T1 (de) Vorrichtung zur erweiterung eines bussteckplatzes und system mit dieser vorrichtung
DE60013674D1 (de) Schaltung zur Erzeugung eines Signals bei Erkennung des Wertes Null in binären Daten
FR2656721B1 (fr) Dispositif generateur de signaux sonores.
DE59004640D1 (de) Verfahren zur korrektur eines ermittelten, fehlerbehafteten istwertes eines oberschwingungsbehafteten signals und schaltungsanordnung zur durchführung dieses verfahrens.
TW362180B (en) Method and apparatus for time pulse signal of the synchronized data processing system
JPS6476165A (en) Data interpolation device
SE9900832D0 (sv) Datorsystem
KR970009197A (ko) 동기 신호 판별 장치
DE59409143D1 (de) Schaltungsanordnung zur synchronen Takterzeugung wenigstens zweier Taktsignale
KR930004866A (ko) 고속 데이타 송수신 인터페이스 회로 및 방법
KR910005172A (ko) 센트로닉스 호환 병렬 접속시 응답 및 비지신호 발생회로
KR910015990A (ko) 시간축 보정 장치
KR920009119A (ko) E 버스
GB2298064A (en) Transferring data between processors

Legal Events

Date Code Title Description
8364 No opposition during term of opposition