DE69531228D1 - Verfahren zur Herstellung eines MESFETS mit einer T-förmigen Gate-Elektrode und dadurch hergestelltes Bauelement - Google Patents

Verfahren zur Herstellung eines MESFETS mit einer T-förmigen Gate-Elektrode und dadurch hergestelltes Bauelement

Info

Publication number
DE69531228D1
DE69531228D1 DE69531228T DE69531228T DE69531228D1 DE 69531228 D1 DE69531228 D1 DE 69531228D1 DE 69531228 T DE69531228 T DE 69531228T DE 69531228 T DE69531228 T DE 69531228T DE 69531228 D1 DE69531228 D1 DE 69531228D1
Authority
DE
Germany
Prior art keywords
mesfet
manufacturing
gate electrode
device manufactured
shaped gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69531228T
Other languages
English (en)
Other versions
DE69531228T2 (de
Inventor
Toshiaki Moriuchi
Teruo Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE69531228D1 publication Critical patent/DE69531228D1/de
Application granted granted Critical
Publication of DE69531228T2 publication Critical patent/DE69531228T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66848Unipolar field-effect transistors with a Schottky gate, i.e. MESFET
    • H01L29/66856Unipolar field-effect transistors with a Schottky gate, i.e. MESFET with an active layer made of a group 13/15 material
    • H01L29/66863Lateral single gate transistors
    • H01L29/66871Processes wherein the final gate is made after the formation of the source and drain regions in the active layer, e.g. dummy-gate processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28575Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
    • H01L21/28587Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds characterised by the sectional shape, e.g. T, inverted T
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/47Schottky barrier electrodes
    • H01L29/475Schottky barrier electrodes on AIII-BV compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/10Lift-off masking
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/942Masking
    • Y10S438/948Radiation resist
    • Y10S438/951Lift-off

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)
DE69531228T 1994-11-30 1995-09-21 Verfahren zur Herstellung eines MESFETS mit einer T-förmigen Gate-Elektrode und dadurch hergestelltes Bauelement Expired - Lifetime DE69531228T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP29696094A JP3380344B2 (ja) 1994-11-30 1994-11-30 半導体装置及びその製造方法
JP29696094 1994-11-30

Publications (2)

Publication Number Publication Date
DE69531228D1 true DE69531228D1 (de) 2003-08-14
DE69531228T2 DE69531228T2 (de) 2004-02-05

Family

ID=17840427

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69531228T Expired - Lifetime DE69531228T2 (de) 1994-11-30 1995-09-21 Verfahren zur Herstellung eines MESFETS mit einer T-förmigen Gate-Elektrode und dadurch hergestelltes Bauelement
DE69536130T Expired - Lifetime DE69536130D1 (de) 1994-11-30 1995-09-21 Halbleiterbauelement und dessen Herstellungsverfahren

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69536130T Expired - Lifetime DE69536130D1 (de) 1994-11-30 1995-09-21 Halbleiterbauelement und dessen Herstellungsverfahren

Country Status (4)

Country Link
US (1) US5686325A (de)
EP (2) EP1249862B1 (de)
JP (1) JP3380344B2 (de)
DE (2) DE69531228T2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10199896A (ja) * 1997-01-07 1998-07-31 Fujitsu Ltd 半導体装置の製造方法および半導体装置
JP3416532B2 (ja) * 1998-06-15 2003-06-16 富士通カンタムデバイス株式会社 化合物半導体装置及びその製造方法
US6524937B1 (en) * 2000-08-23 2003-02-25 Tyco Electronics Corp. Selective T-gate process
DE10304722A1 (de) 2002-05-11 2004-08-19 United Monolithic Semiconductors Gmbh Verfahren zur Herstellung eines Halbleiterbauelements
DE10220999A1 (de) * 2003-02-06 2003-11-20 United Monolithic Semiconduct Verfahren zur Herstellung eines Halbleiterbauelements und danach hergestelltes Halbleiterelement
US7205228B2 (en) * 2003-06-03 2007-04-17 Applied Materials, Inc. Selective metal encapsulation schemes
US7045404B2 (en) * 2004-01-16 2006-05-16 Cree, Inc. Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof
JP5397825B2 (ja) * 2007-05-18 2014-01-22 サンケン電気株式会社 電界効果半導体装置
US8264048B2 (en) * 2008-02-15 2012-09-11 Intel Corporation Multi-gate device having a T-shaped gate structure
CN101789377B (zh) * 2009-01-23 2012-07-25 中芯国际集成电路制造(上海)有限公司 增大引入沟道中的应力的方法和半导体器件
JP5472293B2 (ja) 2009-04-20 2014-04-16 富士通株式会社 化合物半導体装置及びその製造方法
JP2011238805A (ja) * 2010-05-11 2011-11-24 Nec Corp 電界効果トランジスタ、電界効果トランジスタの製造方法および電子装置
US8754421B2 (en) * 2012-02-24 2014-06-17 Raytheon Company Method for processing semiconductors using a combination of electron beam and optical lithography
JP2019050344A (ja) 2017-09-12 2019-03-28 住友電工デバイス・イノベーション株式会社 高電子移動度トランジスタの製造方法
US11177216B2 (en) 2018-09-06 2021-11-16 Raytheon Company Nitride structures having low capacitance gate contacts integrated with copper damascene structures

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58145161A (ja) * 1982-02-23 1983-08-29 Nec Corp 半導体装置の製造方法
JPS6195573A (ja) 1984-10-16 1986-05-14 Nec Corp ゲ−ト電極薄膜形成法
JPS6352479A (ja) * 1986-08-22 1988-03-05 Toshiba Corp GaAs電界効果型トランジスタ及びその製造方法
US4859618A (en) * 1986-11-20 1989-08-22 Sumitomo Electric Industries, Ltd. Method of producing the gate electrode of a field effect transistor
JPS63155671A (ja) * 1986-12-18 1988-06-28 Nec Corp 半導体装置の製造方法
FR2613134B1 (fr) * 1987-03-24 1990-03-09 Labo Electronique Physique Dispositif semiconducteur du type transistor a effet de champ
JPS6420629A (en) * 1987-07-16 1989-01-24 Nec Corp Compound semiconductor integrated circuit device
DE3731645A1 (de) * 1987-09-19 1989-03-30 Thomson Brandt Gmbh Schaltnetzteil
JPH0787195B2 (ja) * 1987-10-22 1995-09-20 三菱電機株式会社 ショットキゲート電界効果トランジスタの製造方法
JP2508818B2 (ja) * 1988-10-03 1996-06-19 三菱電機株式会社 半導体装置の製造方法
JPH02247618A (ja) 1989-03-20 1990-10-03 Toshiba Corp 液晶表示装置
JPH02257618A (ja) * 1989-03-29 1990-10-18 Mitsubishi Electric Corp 半導体装置及びその製造方法
JPH02312244A (ja) * 1989-05-26 1990-12-27 Mitsubishi Electric Corp 半導体装置の製造方法
JPH04282841A (ja) 1991-03-12 1992-10-07 Fujitsu Ltd 半導体装置の製造方法
JPH0513462A (ja) * 1991-07-03 1993-01-22 Fujitsu Ltd 化合物半導体構造
JP3200917B2 (ja) * 1992-02-20 2001-08-20 富士通株式会社 半導体装置及びその製造方法
JPH05299441A (ja) * 1992-04-24 1993-11-12 Matsushita Electric Ind Co Ltd 電界効果トランジスタの製造方法
JPH0786310A (ja) * 1993-09-20 1995-03-31 Mitsubishi Electric Corp 高融点金属ゲート電極の形成方法
US5484740A (en) * 1994-06-06 1996-01-16 Motorola, Inc. Method of manufacturing a III-V semiconductor gate structure

Also Published As

Publication number Publication date
EP1249862A2 (de) 2002-10-16
US5686325A (en) 1997-11-11
EP0715346A3 (de) 1999-06-16
JP3380344B2 (ja) 2003-02-24
EP1249862B1 (de) 2010-12-15
JPH08162476A (ja) 1996-06-21
DE69531228T2 (de) 2004-02-05
EP0715346B1 (de) 2003-07-09
EP0715346A2 (de) 1996-06-05
DE69536130D1 (de) 2011-01-27
EP1249862A3 (de) 2004-07-21

Similar Documents

Publication Publication Date Title
DE69531228D1 (de) Verfahren zur Herstellung eines MESFETS mit einer T-förmigen Gate-Elektrode und dadurch hergestelltes Bauelement
DE69224310D1 (de) Gatestruktur einer Feldeffektanordnung und Verfahren zur Herstellung
DE69403593D1 (de) Gerät und Verfahren zur Herstellung einer Halbleitervorrichtung
DE69425632T2 (de) Verfahren zur Herstellung einer kristallisierten Halbleiterschicht und diese verwendender Halbleitervorrichtungen
DE69316810T2 (de) SiGe-SOI-MOSFET und Verfahren zur Herstellung
DE59003656D1 (de) Verfahren zur Herstellung eines Mikroventils und Mikroventil.
DE69530232D1 (de) Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung derselben
DE69514201T2 (de) Verfahren zur Herstellung eines Halbleiterbauelements
DE69419871D1 (de) Doppelt-implantierte MOS-Anordnung mit seitlicher Diffusion und Verfahren zur Herstellung
DE69321184D1 (de) Verfahren zur Herstellung eines Feldeffekttransistors
DE69030415D1 (de) Verfahren zur Herstellung eines DMOS Transistors
DE69421592T2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69503532T2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE69527538D1 (de) Verfahren und vorrichtung zur bestimmung der windgeschwindigkeit oder der geschwindigkeit einer flüssigkeit sowie deren anwendung
DE69203834D1 (de) Eigenschaden-Kontrollvorrichtung und Verfahren zur Herstellung und Anwendung.
DE69527827D1 (de) Halbleiteranordnung mit einer dünnen Polysilicium-Schicht und Verfahren zur Herstellung
DE69507987T2 (de) Halbleiteranordnung mit einer MOS-Gate-Struktur und einem Oberflächenschutzfilm und Verfahren zur Herstellung
DE69529504D1 (de) Flüssigkristallvorrichtung und Verfahren zur Herstellung einer Flüssigkristallvorrichtung
DE69524516D1 (de) Verfahren zur Herstellung eines Bipolatransistors
DE69430091T2 (de) Halbleiterbauelement mit LC-Element und Verfahren zur Herstellung
DE69824125D1 (de) Verfahren zur Herstellung eines Bauteils und Herstellungsvorrichtung
DE69322000D1 (de) Verfahren zur Herstellung eines bipolaren Heteroübergangstransistors und so erhaltener Transistor
DE69433738D1 (de) Halbleiteranordnung mit Schottky-Elektrode und Verfahren zur Herstellung
DE69128406D1 (de) Lateraler MOSFET und Verfahren zur Herstellung
DE69528683T2 (de) Halbleiterbauteil und Verfahren zur Herstellung desselben

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE